Skip to content
View kehoecj's full-sized avatar
🎄
🎄

Block or report kehoecj

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

2 results for source starred repositories written in SystemVerilog
Clear filter

Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats

SystemVerilog 49 9 Updated Jan 13, 2021

Demo: how to create a custom EBRICK

SystemVerilog 23 2 Updated Nov 20, 2024