Skip to content
View kevinpt's full-sized avatar

Block or report kevinpt

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@marianoolmos
Mariano Olmos marianoolmos

🇪🇸 Spain, Madrid

@cocogab
Gab cocogab
Chief Attitude Officer @Fractal-Continuity Crashed @bucketmovie Ex. VC & sustainable finance. Science, action, and positive impact

@Fractal-Continuity

@LinuxJS
Meow LinuxJS
I code.

@SAMSUNG Multiverse

@yaadi23
yadi23 yaadi23
Ingeniero electromecanico con con gusto ala programacion, novato en java, c, html,css,y soft en diseño mecanico y electronico como lo es solid ,autocad y proteu

Soluciones Electromecanicas Bigos chalco edo. mex.

@JStk-Dev
JS JStk-Dev

Developer at LAB Somewhere in the World

@tigerwang202
Wang tigerwang202

Embedded development hobbyist Japan

@salkinium
Niklas Hauser salkinium
µC whisperer, datasheet connoisseur & ARM Cortex-M expert

in ur sillicon, mashing teh bits

@pConst
Konstantin Pavlov pConst
Digital electronics, FPGAs, multi-gigabit interfaces

Saint-Petersburg, Russia

@efeyitim
efeyitim
Electrical-Electronics Engineer

Ankara

@mergani
mergani
persistent learner

Ankara

@Mluckydwyer
Matthew Dwyer Mluckydwyer
GPU Architect | HW Ray Tracing | ML Architecture | GPGPU Acceleration

Nvidia Austin, TX

@PatrickCPE
Pat PatrickCPE
I make rocks think :)
@hamzsabe
hamza hamzsabe
High level synthesis and I have more than two years of experience in ASIC Verification

Morocco

@oswald3141
Andrei Smoliakov oswald3141
FPGA developer. VHDL, Verilog and a bit of C++.

Finland

@seekaddo
Dennis Addo seekaddo
Sr. Software Engineer @Kapsch TrafficCom AG || Ex @siemens AG. ||--> Ex @Frequentis AG.

@Kapsch TrafficCom AG Vienna,Austria

@IanBoyanZhang
Ian Zhang IanBoyanZhang
Learning to design chips
@yuravg
Yuriy Gritsenko yuravg
FPGA Design Engineer
@iDoka
Dmitry Murzinov iDoka
Hardware Imagineer | Digital IC Design Engineer | Automotive Electronics Enthusiast

@dokard @deepware-ai Error: Unable to resolve

@JimLewis
Jim Lewis JimLewis
VHDL Verification Specialist, OSVVM author, VHDL Trainer (including on OSVVM), IEEE VHDL WG Chair, Yoga Teacher

SynthWorks / OSVVM Tigard, OR

@AdDraw
Adam Drawc AdDraw

Intel Warsaw, PL

@RuochenDai78
Ruochen Dai RuochenDai78
Ph.D. @uf, majors in hardware security, formal verification, ASIC, computer architecture, and embedded system.

University of Florida Gainesville

@cteqeu
Vincent Claes cteqeu
Hacking the world of Electronics with focus on FPGA, GPU and Machine Learning

Vincent Claes Hasselt

@Ahmad-Zaklouta
Ahmad Zaklouta Ahmad-Zaklouta
Interested in FPGA, VHDL, C programming, and ARM

Synective Labs Stockholm

@julidau
Julian Daube julidau
part time programmer

Germany

@williamfabre
William Fabre williamfabre
Was a Student at UPMC master SAR Currently student at UGA

UGA / CEA France

@RealPolitiX
R. Patrick Xian RealPolitiX
Techie in tech-town.

San Francisco, California, USA