Lists (7)
Starred repositories
2
stars
written in Verilog
Clear filter
Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!