Skip to content
View lxaw's full-sized avatar
🗺️
🗺️
62 followers · 145 following

Achievements

Achievement: Pull Sharkx3Achievement: StarstruckAchievement: YOLOAchievement: Quickdraw

Achievements

Achievement: Pull Sharkx3Achievement: StarstruckAchievement: YOLOAchievement: Quickdraw

Highlights

  • Pro

Block or report lxaw

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

1 star written in SystemVerilog
Clear filter

LambdaMamba / FPGAprojects

Verilog Codes for FPGA projects I did back in 2019, including 5 stage pipelined MIPS CPU.

SystemVerilog 4 1 Updated Dec 19, 2023