Skip to content
View lefmylonas's full-sized avatar
  • ECE Department, University of Patras

Highlights

  • Pro

Block or report lefmylonas

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators

C++ 101 18 Updated Apr 28, 2025

Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator

Python 41 11 Updated Oct 26, 2025

MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design

Verilog 58 11 Updated May 29, 2025

Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization

Verilog 34 3 Updated May 29, 2025

Browse media content with your own rules on Android TV

Java 25,188 1,359 Updated Nov 5, 2025

A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your very own FPGA !

Jupyter Notebook 35 2 Updated Jul 3, 2025
C 3 Updated Aug 31, 2025

Naszilla is a Python library for neural architecture search (NAS)

Python 314 46 Updated Dec 29, 2022
Python 10 Updated May 23, 2025

Demo: how to create a custom EBRICK

SystemVerilog 23 2 Updated Nov 20, 2024

Communication framework for RTL simulation and emulation.

Python 301 23 Updated Oct 28, 2025

FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Paderborn University, Germany.

Python 27 5 Updated Nov 5, 2025

A modern hardware definition language and toolchain based on Python

Python 1,835 182 Updated Oct 15, 2025

The MyHDL development repository

Python 1,101 252 Updated Apr 10, 2025

A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Simplicity, usability, clarity, and extensibility are the overa…

Python 289 88 Updated Oct 31, 2025

HW-PR-NAS is a single surrogate model trained to Pareto rank the architectures based on Accuracy, Latency and energy consumption

Jupyter Notebook 14 3 Updated Oct 15, 2022

TinyTNAS is a hardware-aware, multi-objective, time-bound Neural Architecture Search (NAS) tool designed for TinyML time series classification. Unlike GPU-based NAS methods, it runs efficiently on …

Python 18 3 Updated Dec 11, 2024

Owner: Core WG

Mustache 6 7 Updated Dec 4, 2023

[IEEE TETCI] PASTA: Neural Architecture Search for Anomaly Detection in Multivariate Time Series

PureBasic 6 2 Updated Dec 10, 2024

Modular hardware build system

Python 1,100 113 Updated Nov 5, 2025

A toolchain for rapid design space exploration of chiplet architectures

C++ 64 13 Updated Jul 25, 2025

Model zoo for the Quantized ONNX (QONNX) model format

13 4 Updated Oct 31, 2025

Android app to create home screen shortcuts that trigger arbitrary HTTP requests and more

Kotlin 1,522 133 Updated Nov 2, 2025

A simple M.2 NVMe to miniPCIe adapter

29 3 Updated Mar 18, 2024

This project distills a ViT model into a compact CNN, reducing its size to 1.24MB with minimal accuracy loss. ONNXRuntime with CUDA boosts inference speed, while FastAPI and Docker simplify deploym…

Python 2 Updated May 17, 2025

A collection of tutorials for the fpgaConvNet framework.

Jupyter Notebook 46 15 Updated Sep 20, 2024

HW-GPT-Bench: Hardware-Aware Architecture Benchmark for Language Models

Python 21 4 Updated Dec 6, 2024
Python 78 25 Updated Apr 3, 2024
Next