SERV - The SErial RISC-V CPU

3-stage RV32IMACZb* processor with debug

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware

CoreScore

Verilog test bench utilities

UART 16550 core