Skip to content
View lirc571's full-sized avatar

Block or report lirc571

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
4 stars written in Verilog
Clear filter

Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our d…

Verilog 1,291 30 Updated Dec 19, 2025

Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

Verilog 840 202 Updated Apr 15, 2020

synthesiseable ieee 754 floating point library in verilog

Verilog 702 159 Updated Mar 13, 2023
Verilog 9 Updated Jun 3, 2018