Skip to content
View lizardwhen's full-sized avatar

Highlights

  • Pro

Block or report lizardwhen

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

[SIGIR 2025] implementation of AlphaFuse: Learn ID Embeddings for Sequential Recommendation in Null Space of Language Embeddings

Python 29 5 Updated Apr 15, 2025

Official repository for FactMM-RAG: Fact-Aware Multimodal Retrieval Augmentation for Accurate Medical Radiology Report Generation [NAACL 2025]

Python 17 1 Updated Jul 12, 2025

[ACL 2024 Oral] This is the code repo for our ACL‘24 paper "MARVEL: Unlocking the Multi-Modal Capability of Dense Retrieval via Visual Module Plugin".

Python 38 3 Updated Jun 30, 2024

一个简单的多模态RAG项目

Jupyter Notebook 243 18 Updated May 13, 2025

A curated list of the latest advancements, papers, tools, and datasets for **Multimodal Retrieval-Augmented Generation (RAG)**. Multimodal RAG integrates information retrieval and generation across…

33 1 Updated Jan 19, 2025

A curated list of awesome C++ (or C) frameworks, libraries, resources, and shiny things. Inspired by awesome-... stuff.

67,536 8,145 Updated Nov 4, 2025

EPFL logic synthesis benchmarks

Verilog 214 41 Updated Oct 1, 2025

Research paper based on or related to ABC.

59 11 Updated Oct 27, 2025

ABC: System for Sequential Logic Synthesis and Formal Verification

C 1,058 710 Updated Nov 4, 2025

GPU-based logic synthesis tool

C++ 92 13 Updated Aug 9, 2025

Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS

C++ 53 13 Updated Nov 4, 2024
C++ 47 12 Updated Jan 3, 2024

the awesome work, project and lab of EDA (Electronic Design Automation). continue update...

24 1 Updated Aug 29, 2024

Build Customized FPGA Implementations for Vivado

Java 341 121 Updated Nov 6, 2025
Java 8 1 Updated Apr 20, 2024

Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source

Verilog 287 49 Updated Sep 19, 2025

📚 技术面试必备基础知识、Leetcode、计算机操作系统、计算机网络、系统设计

182,763 51,264 Updated Aug 21, 2024

Emulator for rapid prototyping of Software Defined Networks

Python 5,681 1,788 Updated Jul 9, 2024
C++ 2 Updated Aug 4, 2023

CUGR, VLSI Global Routing Tool Developed by CUHK

C++ 138 42 Updated Feb 27, 2023
Verilog 5 5 Updated Sep 24, 2018

BaseJump STL: A Standard Template Library for SystemVerilog

SystemVerilog 613 111 Updated Nov 5, 2025