Skip to content
View lkwq007's full-sized avatar
🍅
I may be slow to respond.
🍅
I may be slow to respond.
  • CUHK
  • Hong Kong

Highlights

  • Pro

Block or report lkwq007

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
4 stars written in Verilog
Clear filter
Verilog 1,819 415 Updated Dec 15, 2025

Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our d…

Verilog 1,287 30 Updated Dec 17, 2025

An open source GPU based off of the AMD Southern Islands ISA.

Verilog 1,266 259 Updated Aug 18, 2025

Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM). . . . . . Online tutorial: https://google.githu…

Verilog 539 149 Updated Mar 26, 2025