Multiplayer at the speed of light

Hestenes-Jacobi SVD FPGA kernel

Python/C/RTL cosimulation with Xilinx's xsim simulator

[FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.