Skip to content
View paulmnt's full-sized avatar

Organizations

@PrincetonUniversity @sld-columbia

Block or report paulmnt

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
5 results for source starred repositories
Clear filter

CRYLOGGER: Detecting Crypto Misuses for Android and Java Apps Dynamically

Java 156 15 Updated Feb 15, 2021

Verilog Ethernet components for FPGA implementation

Verilog 2,846 808 Updated Feb 27, 2025

The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.

Assembly 2,794 880 Updated Feb 6, 2026

The Task Parallel System Composer (TaPaSCo)

Verilog 116 27 Updated Feb 6, 2026

Mnemosyne: Multi-Bank Memories for Heterogeneous Architectures

C++ 6 1 Updated Jun 25, 2021