Report an error when a SV/Verilog/VHDL keywords is specified as a register block/register file/register/bit field name.
This is to avoid a compile error when loading a generated source file.