Skip to content
View robertheadley's full-sized avatar

Block or report robertheadley

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

6 stars written in SystemVerilog
Clear filter

OpenTitan: Open source silicon root of trust

SystemVerilog 3,125 949 Updated Feb 6, 2026

A Verilog synthesis flow for Minecraft redstone circuits

SystemVerilog 1,523 31 Updated Nov 25, 2020

Send video/audio over HDMI on an FPGA

SystemVerilog 1,250 134 Updated Feb 3, 2024

VeeR EH1 core

SystemVerilog 922 236 Updated May 29, 2023
SystemVerilog 193 89 Updated Dec 23, 2025

Sega Saturn for MiSTer

SystemVerilog 87 28 Updated Dec 29, 2025