Skip to content
View romavis's full-sized avatar
🖥️
Hey, Peter, What's Happening?
🖥️
Hey, Peter, What's Happening?
28 followers · 1 following
  • Poland

Achievements

Achievement: StarstruckAchievement: Pull SharkAchievement: Arctic Code Vault Contributor

Achievements

Achievement: StarstruckAchievement: Pull SharkAchievement: Arctic Code Vault Contributor

Organizations

@Fluke-OpenSource

Block or report romavis

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

2 results for source starred repositories written in Verilog
Clear filter

6thimage / FT245_interface

Verilog module to communicate with the FT245 interface of an FTDI FT2232H

Verilog 16 12 Updated Nov 14, 2020

rggen / rggen-verilog-rtl

Common Verilog RTL modules for RgGen

Verilog 6 1 Updated Dec 19, 2025