Skip to content
View suoto's full-sized avatar
62 followers · 45 following

Achievements

Achievement: Starstruckx2Achievement: Arctic Code Vault ContributorAchievement: Pull Sharkx2

Achievements

Achievement: Starstruckx2Achievement: Arctic Code Vault ContributorAchievement: Pull Sharkx2

Block or report suoto

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@aritramanna
Aritra Manna aritramanna
I’m a Senior Pre-Silicon Design Verification Engineer (5+ years) working at the intersection of CPU, GPU/SIMT, and accelerator microarchitecture.

Bangalore, India

@vinipiro
Vini Piro vinipiro
@shanyinshuiyue
shanyinshuiyue
@Connor9994
Connor Connor9994
@Alaa-Elshahawy
Alaa Elshahawy Alaa-Elshahawy
Digital IC Design & Verification Engineer

Cairo

@justrajdeep
justrajdeep
@eliza-chipscan
Eliza eliza-chipscan
@VAIBHAV358
VAIBHAV358
@frontcover
frontcover
@AUDIY
AUDIY AUDIY

Japan

@nana9292
nana9292
@jamestiotio
James R T jamestiotio
"Any sufficiently advanced technology is indistinguishable from magic." - Sir Arthur Charles Clarke

@facebook The edge of knowing

@ungultig1
ungultig1
@DarioP11
DarioP11
@muscoder
Mustafa Tosun muscoder

Ozyegin University Istanbul/TURKEY

@xbwpc
Bowen Xia xbwpc
bug.create()
@electrohighlow
electrohighlow
@rassB
rassB
FOS(S/H) Enthusiast.

CentraleSupélec Rennes, France.

@barosakazem
Bahar Ates barosakazem

Munich, Germany

@solsjo
solsjo
@unforgiven512
Gerad Munsch unforgiven512
I'm a proud father, enjoy amateur radio operations as @KD9QZO on the air, and under @unforgiven-development I enjoy working on a variety of embedded systems.

@unforgiven-development Hainesville, IL, USA

@JimZGChow
Jim JimZGChow
@paulinog
Guilherme Paulino paulinog

SLAC

@gmorales08
Gabriel Morales gmorales08
Computer science and informatics engineer.

Madrid, Spain

@prajwaltr
Prajwal T R prajwaltr
Pre final year B.E student, Interested in VLSI and Programming.

Karnataka, India.

@paranlee
Paran Lee paranlee
Linux Kernel (≥ v6.x.y) | ARM64 | RISC-V | BEAM | Container Lover

Ericsson LG 51, Gasan digital 1-ro, Geumcheon-gu, Seoul, Republic of Korea

@Cuizhenzhen
崔震 Cuizhenzhen
Soc designand verification

3peak Tianjin

@yasssuz
Karim yasssuz
Web3 Software Engineer | Go | Rust | Typescript | Blockchain Researcher | Performance & Scalability Enthusiast | Privacy Freak | Polyglot

Binance | Trust Wallet

@00mjk
00mjk
@aniltirli
aniltirli
@pConst
Konstantin Pavlov pConst
Digital electronics, FPGAs, multi-gigabit interfaces

Saint-Petersburg, Russia

@alvarocleite
Álvaro Castro Leite alvarocleite

Portugal

@euripedesrocha
Euripedes euripedesrocha

@espressif Czech Republic

@qarlosalberto
Carlos Alberto Ruiz Naranjo qarlosalberto

@AMD Zaragoza, Spain

@iDoka
Dmitry Murzinov iDoka
Hardware Imagineer | Digital IC Design Engineer | Automotive Electronics Enthusiast

@dokard @deepware-ai Error: Unable to resolve

@nobodywasishere
Margret Riegert nobodywasishere

@KagiSearch Boston, MA

@yrrapt
Thomas Parry yrrapt
Analogue/Digital ASIC design, RF/SDR, High Reliability and Space

The Netherlands

@igor-dimi
Igor Dimitrov igor-dimi
systematic programmer ~ student
@umarcor
Unai Martinez-Corral umarcor

UPV/EHU Bilbo, Bizkaia, Euskadi, Spain, Europe

@bpmasc
bpmasc

Oxford, U.K.

@tuyenic
Tuyen Nguyen tuyenic
@tpterovtt
tpterovtt
@tmeissner
T. Meissner tmeissner
FPGA-Engineer doing design and verification using VHDL, SystemVerilog, SVA and PSL.

Dresden, Germany

@kelu124
K. Ghosh kelu124
Purpose-driven digit, also doing hardware, ultrasound imaging, n00b in Python, and experimenting in LLMs and others =

Paris

@dpretet
Damien Pretet dpretet
FPGA/ASIC Design Engineer

France

@lifa123
muuk lifa123
security

china

@mariuselv
mariuselv mariuselv
VHDL, Python, UVVM

Bitvis / Inventas Norway

@jdwilsn2
jdwilsn2
I'm an EE at Axelspace, graduate of UIUC, and have an interest in HDL and low-level design.
@steamka90
Samuel Lee steamka90

Belfast, United Kingdom

@Ahmad-Zaklouta
Ahmad Zaklouta Ahmad-Zaklouta
Interested in FPGA, VHDL, C programming, and ARM

Synective Labs Stockholm