Skip to content
View sh1neon's full-sized avatar
  • Beijing, China

Block or report sh1neon

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Learn how to design large-scale systems. Prep for the system design interview. Includes Anki flashcards.

Python 339,985 55,007 Updated Mar 20, 2026

📚 技术面试必备基础知识、Leetcode、计算机操作系统、计算机网络、系统设计

184,003 51,122 Updated Aug 21, 2024

TensorFlow code and pre-trained models for BERT

Python 39,935 9,710 Updated Jul 23, 2024

NumPy & SciPy for GPU

Python 10,859 1,006 Updated Mar 23, 2026

A TensorFlow Implementation of the Transformer: Attention Is All You Need

Python 4,459 1,306 Updated May 21, 2023

Data Plane Development Kit

C 4,151 1,445 Updated Mar 23, 2026

It is open source ebook about TensorFlow kernel and implementation mechanism.

TeX 2,896 575 Updated May 5, 2023

RTL, Cmodel, and testbench for NVDLA

Verilog 2,037 638 Updated Mar 2, 2022

SDN手册

Shell 1,258 276 Updated Jul 23, 2021

HugeCTR is a high efficiency GPU framework designed for Click-Through-Rate (CTR) estimating training

C++ 1,053 204 Updated Mar 12, 2026

中文版 Parallel Programming for FPGAs

CSS 763 160 Updated Aug 21, 2024

An open source library for image processing on FPGA.

Verilog 628 225 Updated Jun 16, 2015

Python on Zynq FPGA for Convolutional Neural Networks

Jupyter Notebook 625 222 Updated May 15, 2018

A model compilation solution for various hardware

MLIR 467 53 Updated Aug 20, 2025

A high performance container-based NFV platform from GW and UCR.

C 277 140 Updated Jun 26, 2024

NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and try. Hope THIS PAGE may Helps you a bit. Contact Me:junning…

232 68 Updated Dec 18, 2018

Source code repo for UVM Tutorial for Candy Lovers

SystemVerilog 206 104 Updated Apr 23, 2017

8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.

Verilog 197 51 Updated Oct 9, 2019

FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.

Verilog 187 77 Updated Jan 28, 2017

The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the Neural Network part is meant to be generic, thus it can be us…

VHDL 29 12 Updated Feb 4, 2017