Skip to content
View sharkblue2009's full-sized avatar
😎
Day day up
😎
Day day up
  • Chengdu, Sichuan, China

Block or report sharkblue2009

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

4 stars written in Verilog
Clear filter

FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software

Verilog 1,653 366 Updated Dec 3, 2025

The USRP™ Hardware Driver Repository

Verilog 1,196 738 Updated Jan 20, 2026

Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.

Verilog 454 209 Updated Jan 29, 2023