Skip to content
View shtzw965's full-sized avatar
🐭
🐭

Block or report shtzw965

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. puvm puvm Public

    for bash and vcs; set VCS_HOME and UVM_HOME in env; add the dir of vcs to PATH; export WORK_HOME=`pwd`; export SIM_TOOL=VCS; PATH=$WORK_HOME/bin:$PATH;

    SystemVerilog 2

  2. utils utils Public

    Python 1

  3. galaxy_docs galaxy_docs Public

  4. fpl fpl Public

    Forked from derekpappas/fpl

    Verilog

  5. PCIe PCIe Public

  6. docs docs Public

    Python