xilinx UltraScale+的10G/25G Ethernet Subsystem IP核的使用
设计框图如下：
详细设计描述：https://blog.csdn.net/m0_56222647/article/details/137974315?spm=1001.2014.3001.5502
-
Notifications
You must be signed in to change notification settings - Fork 1
shun6-6/U_10g_eth_design
About
No description, website, or topics provided.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published