中文社区版OpenClaw，同原版保持定期更新，已内置钉钉、企业微信、飞书、QQ、微信以及国内网络环境优化。你的专属个人AI助手。支持所有操作系统和平台。🦞

UVM interactive debug library

UVM examples and projects

System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment

UVM Generator

SystemVerilog UVM testbench example

PCIE 5.0 Graduation project (Verification Team)

Verification IP for AMBA APB Protocol

This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is coded by me(Xianghzi Meng)

Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.

VIP for AXI Protocol

Reference examples and short projects using UVM Methodology

Contains the code examples from The UVM Primer Book sorted by chapters.

Novel GUI Based UVM Testbench Template Builder

UVM Test bench for a 8-bit ALU

This is the main repository for all the examples for the book Practical UVM

This is the main repository for all the examples for the book Practical UVM

为了学习UVM验证相关知识，需要动手尝试实际的项目。作为一个初学者，难以接触到实际的项目，于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中，挑选出一个简单的小设计，作为我的验证对象，并围绕它编写了UVM验证环境。

An UVM example of UART

UVM VIP for Single Port RAM Synchronous Read/Write

UVM Testbench to verify serial transmission of data between SPI master and slave

AMBA AHB 2.0 VIP in SystemVerilog UVM

Implements a simple UVM based testbench for a simple memory DUT.

my UVM training projects

UVM and Systemverilog based test benches for functional verification of a RAM module

UVM verification component and testbench generator tool

uvm auto generator

Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Both SPI and I2C are robust, stable communication protocols tha…

This script builds the UVM register model, based on pre-defined address map in markdown (mk) style

AMBA AHB 5.0 VIP in SystemVerilog based on UVM