Skip to content
View ssvb's full-sized avatar

Block or report ssvb

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
3 results for source starred repositories written in Verilog
Clear filter

mor1kx - an OpenRISC 1000 processor IP core

Verilog 558 153 Updated Aug 21, 2025

A litecoin scrypt miner implemented with FPGA on-chip memory.

Verilog 291 126 Updated Sep 22, 2014

OpenRISC 1200 implementation

Verilog 173 77 Updated Nov 11, 2015