Skip to content
View techdragon's full-sized avatar

Highlights

  • Pro

Block or report techdragon

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

2 stars written in Verilog
Clear filter

CDBUS (Controller Distributed Bus) Protocol and IP Core

Verilog 185 67 Updated Oct 31, 2025

Simple 8-bit port 80h listener for ISA bus with 7-segment display.

Verilog 5 1 Updated Jan 15, 2021