Skip to content
View tomwaitsfornoman's full-sized avatar

Block or report tomwaitsfornoman

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@OpenXiangShan
XiangShan OpenXiangShan
Open-source high-performance RISC-V processor
@stnolting
stnolting
Roads? Where we're going we don't need roads. - "Doc" Emmett L. Brown

@fraunhofer-ims 🇪🇺 European Union

@f32c
f32c
RISC-V / MIPS ISA retargetable CPU core
@gojimmypi
gojimmypi gojimmypi
Gizmos! Embedded Devices @wolfSSL; B.S. Electronic Engineering from @calpoly; Senior Software Engineer @ Day Job: SQL C# dotnet.

wolfSSL Inc. California

@tomverbeure
Tom Verbeure tomverbeure
24/7 electronics (and some biking)

Sunnyvale, CA

@YosysHQ
Yosys Headquarters YosysHQ
Yosys Open SYnthesis Suite
@riscv-non-isa
RISC-V Non-ISA Specifications riscv-non-isa
The Open-Standard Instruction Set Architecture

Switzerland

@pymtl
PyMTL pymtl
A Python-Based Ecosystem for Hardware Modeling, Generation, Simulation, and Verification
@cyrus-and
Andrea Cardaci cyrus-and
uid=0(root) gid=0(root) groups=0(root)

PWD=/italy/tuscany/pisa

@cs01
Chad Smith cs01
Creator of gdbgui, pipx, and TermPair. Developer infrastructure at Meta (Reality Labs).

Bay Area, CA

@angr
angr
Next-generation binary analysis framework!
@hugsy
crazy hugsy hugsy
Exploit Dev & OffSec Tool Dev

@blahcat Ring0