Detecting bounding boxes of objects in images, running on the PYNQ-Z1 FPGA. Project for the UTCN Computer Systems Structure course.
-
Updated
Feb 13, 2026 - VHDL
Detecting bounding boxes of objects in images, running on the PYNQ-Z1 FPGA. Project for the UTCN Computer Systems Structure course.
A ZYNQ 7020 project that plays breakout via HDMI.
A series of projects using the floating point division IP from Xilinx to perform floating point (single precision) division. Boards used: ZYBO and NEXYS4DDR (ARTIX-7)
Deep Learning Processing Unit (DPU IP) integration with Application Processing Unit (APU) using (Zynq-7000 PS) in Xilinx Vivado Design Suite
Projects System On Chip (Zynq700)
This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented with dataflow and DDR3 access with HLS. The Cortex A9 will print the result via UART and check the result by comparing the data with the one from CPU compuation
Add a description, image, and links to the zynq-7000 topic page so that developers can more easily learn about it.
To associate your repository with the zynq-7000 topic, visit your repo's landing page and select "manage topics."