UVM-based verification environment for RISC-V Bit Manipulation Unit (BMU) covering key BitManip instructions
riscv systemverilog risc-v systemverilog-hdl bitmanipulation uvm-verification bitmanip uvm-testbench
-
Updated
Sep 16, 2025 - SystemVerilog