It is a low-power multi-clock configurable digital processing system that executes commands (unsigned arithmetic operations, logical operations, register file read & write operations) which are received from an external source through UART receiver module and it transmits the commands' results through the UART transmitter module.
Fault Simulation | Parallel Fault Simulation | Deductive fault Simulation | Test Coverage
An application using Cadence IC Package
SPM with DFT structure automatically injected by Fault
PrUcess is a low-power multi-clock configurable digital processing system that executes commands (unsigned arithmetic operations, logical operations, register file read & write operations) which are received from an external source through UART receiver module and it transmits the commands' results through the UART transmitter module.
This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been implemented by using Verilog description language which has been synthesized using Design Compiler and Back End design using Synopsys IC Compiler II
Add a description, image, and links to the dft topic page so that developers can more easily learn about it.
To associate your repository with the dft topic, visit your repo's landing page and select "manage topics."