#

digital-systems

Here are 12 public repositories matching this topic...

Asafaraz / fpga_image

🖼️ Implement FPGA image processing modules in Verilog, featuring basics to advanced vision algorithms, all equipped with testbenches for easy validation.

fpga ram vhdl image-processing pytorch verilog rnn vivado darknet ice40 digital-systems basys tpu verilog-project npu basys3-fpga debian10 npu-compiler

Updated Dec 18, 2025
Verilog

sobel

RickBarretto / sobel

Sobel is a border recognizer CLI application that applies multiples filter algorithms and uses the Laplace MPU for convolution. This project was made for the 3rd PBL of TEC499 - Digital Systems.

cli bmp image-processing pbl fpga-soc digital-systems cyclone-v

Updated Jun 16, 2025
Verilog

karmalinikhil / Hadamard-DCT-Transforms-in-Verilog

"Verilog HDL implementations of Hadamard and DCT (1D and 2D) transforms with modular design and complete simulations."

fpga verilog digital-systems rtl-design discrete-transforms

Updated Apr 26, 2025
Verilog

Preven-K / Vending-Machine

Verilog-based vending machine controller IP core, supporting multi-clock domain operation, inventory management, and currency denominations. Built with the APB protocol for efficient configuration, it offers smart change calculation and robust error handling. Developed in the SURE ProEd internship training with experts.

embedded-systems error-handling verilog memory-management vlsi digital-systems fpga-development vlsi-design hardware-design internship-project apb-protocol sure-trust vending-machine-controller sure-proed multi-clock-domain

Updated Apr 25, 2025
Verilog

RezaGooner / Logic-circuit-Verilog

verilog hdl logic-circuit digital-design digital-systems

Updated Feb 3, 2025
Verilog

a-whi / Digital-systems

Digital systems class at uni

counter fsm finite-state-machine digital-systems moore-machine digital-systems-design cognition-timer

Updated Oct 19, 2024
Verilog

fardinabbasi / RISC-V_Processor_Pipelined

Design and implementation of RISC-V processor with a pipelined datapath, controller, and hazard unit.

verilog computer-architecture modelsim risc-v digital-systems computer-arithmetic pipelined-processors

Updated Aug 13, 2024
Verilog

fardinabbasi / RISC-V_Processor_SingleCycle

Design and implementation of RISC-V processor with a single-cycle datapath and controller.

verilog computer-architecture modelsim risc-v digital-systems computer-arithmetic

Updated Aug 13, 2024
Verilog

bp0609 / Digital-Electronics-Verilog-ES204

This repo contains Verilog Assignments of the course ES-204 Digital Systems held in II-Semester 2024 at IIT Gandhinagar - Prof. Joycee Mekie

verilog vivado digital-systems fpga-board

Updated May 29, 2024
Verilog

henriqueedu2001 / poli-asteroids

Uma reprodução simplificada do jogo clássico de arcade asteroids, para sintetização em placa FPGA.

game serialization fpga pygame arcade asteroids verilog digital-systems

Updated Apr 9, 2024
Verilog

melchisedech333 / verilog-experiments

👾 My studies with Verilog and notions of digital systems.

verilog icarus-verilog hdl verilog-hdl digital-systems verilog-project verilog-code digital-system-design verilog-examples digital-systems-design digital-systems-fundamentals

Updated Nov 2, 2022
Verilog

denporras / CE3201-FinalProject

Proyecto Final: Sistemas digitales avanzados

arm processor verilog digital-systems

Updated Nov 28, 2017
Verilog

Improve this page

Add a description, image, and links to the digital-systems topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the digital-systems topic, visit your repo's landing page and select "manage topics."