doppioDB - A hardware accelerated database
-
Updated
May 2, 2017 - C
doppioDB - A hardware accelerated database
Hardware Software Co-Design Course Project
32-bit CRC Hardware Accelerator and Custom Instructions implemented (in Verilog) in Altera's FPGA board.
This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.
Motion recognition with artificial intelligence on STM32
UltraZed Development
HLS SHA-3 Accelerator
Matrix Multiplication in Hardware
Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs
ARCHIVED: Modern Hypervisor for the Cloud. See https://github.com/cloud-hypervisor/cloud-hypervisor instead
Implementation (VHDL) and verification of the accelerator proposed in the paper "Hardware Accelerator for Shapelet Distance Computation in Time-Series Classification", from May 2020
Experimental implementation of FRED for Linux.
secure software and hardware-accelerated AES library
2D N-body, hardware accelerated gravity simulator with custom and interactive maps
ffmpeg 4.0.3 for rtd1296 kernel 4.9
OpenGL GLES offscreen rendering
id Software's Quake 2 v3.21 with mission packs and Vulkan support (Windows, Linux, macOS, FreeBSD, Raspberry Pi 4)
Hardware/Software Framework for the Development of Linux Block I/O Accelerators
Qt overclocking tool for GNU/Linux
Add a description, image, and links to the hardware-acceleration topic page so that developers can more easily learn about it.
To associate your repository with the hardware-acceleration topic, visit your repo's landing page and select "manage topics."