Verilog Implementation of an ARM LEGv8 CPU
LEGv8 CPU implementation and some tools like a LEGv8 assembler
Super scalar Processor design
同济大学 2024年计算机系统结构 大作业 31指令和54指令 5级流水线 CPU
Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.
The project description of this project was the major project in the Computer Architecture course. It's a RISC-V processor and tested on Nexys A7 kit.
The final project of computer architecture and it is a 5-stage mips CPU implemented by Verilog.
Unconventional MIPS Architecture CPU with Pipeline structure with fewer stalls and advanced units to ensure smallest possible CPI. Designed in Verilog and contains simulation and implementation for Xilinx Basys 3 board
Verilog implementation of pipelined MIPS processor
Verilog Implementation of an ARM LEGv8 CPU
Add a description, image, and links to the pipeline-cpu topic page so that developers can more easily learn about it.
To associate your repository with the pipeline-cpu topic, visit your repo's landing page and select "manage topics."