Cached 5-stage Pipelined RV32I Processor (Team 19). Supports full RV32I base instructions and features a 2-way set-associative data cache. Highest verified milestone (Stretch Goals 1, 2, 3).
-
Updated
Dec 12, 2025 - C++
#
pipelined
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the pipelined topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the pipelined topic, visit your repo's landing page and select "manage topics."