Skip to content
View v124rd's full-sized avatar

Block or report v124rd

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Official code for MAMMA: Markerless Accurate Multi-person Motion Acquisition.

Python 572 55 Updated Jun 15, 2026

AI-assisted storyboard and video generation tool. Uses Gemini for generating storyboard text and frames, Vertex AI Veo for generating transition clips, and ffmpeg for stitching the final video. Bui…

JavaScript 861 128 Updated Dec 6, 2025

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Verilog 2,569 325 Updated May 12, 2026

Verilog Ethernet components for FPGA implementation

Verilog 2,988 834 Updated Feb 27, 2025

A FPGA friendly 32 bit RISC-V CPU implementation

Assembly 3,168 503 Updated Feb 11, 2026

Learning FPGA, yosys, nextpnr, and RISC-V

C++ 3,548 333 Updated Nov 18, 2025

帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目

5,497 796 Updated May 15, 2022

Digital logic design tool and simulator

Java 7,204 953 Updated Jun 12, 2026

个人收藏书籍列表                                                                                                                                                                                             …

20,324 2,019 Updated Dec 3, 2025

A fast VHDL language server and analysis library written in Rust

Rust 494 76 Updated Jun 13, 2026

A Hardware Description Language based on the Rust Programming Language

Verilog 315 25 Updated Apr 21, 2026

Build your hardware, easily!

Python 3,950 727 Updated Jun 15, 2026

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

C 4,667 787 Updated May 21, 2026

A framework for writing FPGA firmware using the Rust Programming Language

Rust 495 30 Updated Jun 3, 2025

Scala based HDL

Scala 2,004 378 Updated Jun 12, 2026

Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines.

C++ 1,418 99 Updated Jun 5, 2026

Python Frontend For VHDL And Verilog

VHDL 28 3 Updated May 18, 2026

A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

Python 725 60 Updated Jun 15, 2026

The MyHDL development repository

Python 1,120 254 Updated Apr 10, 2025

A Python toolbox for building complex digital hardware

Python 1,328 217 Updated Jan 5, 2026

Chisel: A Modern Hardware Design Language

Scala 4,687 650 Updated Jun 15, 2026

A modern hardware definition language and toolchain based on Python

Python 2,032 195 Updated May 25, 2026

Hardware Description Languages

1,153 108 Updated Apr 6, 2026

Open Logic FPGA Standard Library

VHDL 970 113 Updated Jun 15, 2026

A digital logic designer and circuit simulator.

Java 5,782 576 Updated Jun 12, 2026

A design for a slot car eCom (electronic speed controller).

CMake 15 6 Updated Apr 20, 2026

BLDC motor control firmware for 32-bit ESCs

C 289 121 Updated May 24, 2026

Simple, open-source ESC that uses the SimonK firmware.

Eagle 203 73 Updated Apr 7, 2016

An open-source ESC project for controlling BLDC motors with open-loop and BEMF-based feedback control.

C++ 54 10 Updated Jan 3, 2026
Next