Verilator open-source SystemVerilog simulator and lint system

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

RSD: RISC-V Out-of-Order Superscalar Processor

Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.