Skip to content
View zapirka's full-sized avatar
🧊
🧊

Block or report zapirka

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
10 stars written in Verilog
Clear filter

RISC-V XV6/Linux SoC, marchID: 0x2b

Verilog 1,087 77 Updated Mar 3, 2026

VRoom! RISC-V CPU

Verilog 520 31 Updated Sep 2, 2024

It's a core. Made on Twitch.

Verilog 265 25 Updated Nov 1, 2021

USB Serial on the TinyFPGA BX

Verilog 142 44 Updated Jun 20, 2021

8051 core

Verilog 112 34 Updated Jul 17, 2014

David's ST Booster

Verilog 30 3 Updated Sep 20, 2024

An Open Source Link Protocol and Controller

Verilog 28 7 Updated Aug 1, 2021

32-bit Fixed-Point Embedded 3D Graphics Processor

Verilog 16 1 Updated Oct 9, 2023

Cycle accurate MC6502 compatible processor in Verilog.

Verilog 16 4 Updated Oct 11, 2021

18-545 project: ARM-like SoC

Verilog 14 2 Updated Dec 5, 2010