Skip to content
View zelinverse's full-sized avatar
💭
I may be slow to respond.
💭
I may be slow to respond.

Block or report zelinverse

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

5 stars written in SystemVerilog
Clear filter

Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer

SystemVerilog 389 47 Updated Oct 2, 2025

JTAG DPI module for SystemVerilog RTL simulations

SystemVerilog 31 13 Updated Oct 30, 2015

Universal Advanced JTAG Debug Interface

SystemVerilog 17 11 Updated May 10, 2024

Universal JTAG TAP Controller

SystemVerilog 9 6 Updated May 9, 2024

An attempt to use the synchronous fifo mode of the FTDI FT2232H USB transceiver.

SystemVerilog 2 Updated Jan 4, 2024