Skip to content
View zeratod's full-sized avatar

Block or report zeratod

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

TikTok 发布/喜欢/合辑/直播/视频/图集/音乐;抖音发布/喜欢/收藏/收藏夹/视频/图集/实况/直播/音乐/合集/评论/账号/搜索/热榜数据采集工具/下载工具

Python 13,781 2,372 Updated Mar 27, 2026

Various basic topics for SystemVerilog Modules

10 27 Updated Oct 14, 2023

SystemVerilog language-oriented exercises

SystemVerilog 151 150 Updated Mar 18, 2026

Hardware Description Languages

1,135 108 Updated Mar 17, 2026

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 12,050 1,103 Updated Aug 18, 2024

Common SystemVerilog components

SystemVerilog 729 194 Updated Mar 23, 2026
Verilog 1,950 461 Updated Mar 28, 2026

The USRP™ Hardware Driver Repository

Verilog 1,219 752 Updated Mar 25, 2026

Graphical configurator for Dygma Products

TypeScript 479 101 Updated Mar 27, 2026

Shadowrocket 使用手册 补完计划

3,050 291 Updated Mar 27, 2026

A repository of all code from Introduction to System Programming in Linux, by Stewart Weiss

C 426 38 Updated Jan 1, 2026

Solution manual for Verilog HDL a Guide to Digital Design and Synthesis by Samir Palnitkar

6 2 Updated Dec 3, 2021

A collection of Master XDC files for Digilent FPGA and Zynq boards.

Tcl 655 585 Updated Nov 12, 2024

Code associated with Cal Poly Pomona's ECE 4305

SystemVerilog 40 19 Updated Nov 7, 2021

ECE 3300 HDL Code

Verilog 64 15 Updated Jan 21, 2023

Lectures for the Agile Hardware Design course in Jupyter Notebooks

Jupyter Notebook 120 30 Updated Nov 10, 2025

An open source library for image processing on FPGA.

Verilog 629 224 Updated Jun 16, 2015

This is a detailed SystemVerilog course

SystemVerilog 147 57 Updated Mar 4, 2025

SystemVerilog language server

Rust 568 32 Updated Mar 23, 2026

VUnit is a unit testing framework for VHDL/SystemVerilog

VHDL 822 291 Updated Mar 12, 2026

Haskell to VHDL/Verilog/SystemVerilog compiler

Haskell 1,590 166 Updated Mar 27, 2026

Verilator open-source SystemVerilog simulator and lint system

SystemVerilog 3,481 784 Updated Mar 28, 2026

A minimum configuration for Neovim targeting SystemVerilog that provides configuration for plugin management, a language server, tree-sitter, and linting

Lua 25 2 Updated May 27, 2024

A cross platform library for interfacing with local and remote Linux IIO devices

C 611 353 Updated Mar 27, 2026

IIO AD9361 library for filter design and handling, multi-chip sync, etc.

C 102 57 Updated Mar 16, 2026

FMCOMMS3兼容PCB设计

HTML 1 1 Updated Apr 2, 2021

Example designs for FPGA Drive FMC

Tcl 286 113 Updated Feb 28, 2026
6 1 Updated Jun 3, 2024
Next