Skip to content
View zhangmozhe's full-sized avatar

Highlights

  • Pro

Block or report zhangmozhe

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
3 stars written in Verilog
Clear filter

Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks

Verilog 620 103 Updated Jan 3, 2020

Microshift Compression: An Efficient Image Compression Algorithm for Hardware

Verilog 33 14 Updated Apr 21, 2021

ECE563 Final Project - FPGA based camera tracking

Verilog 18 8 Updated Dec 17, 2013