Skip to content
View ziadmali59's full-sized avatar
😁
Out sick
😁
Out sick

Highlights

  • Pro

Block or report ziadmali59

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ziadmali59 ziadmali59 Public

    Config files for my GitHub profile.

  2. Single-Cycle-RISC-V-32I-Processor Single-Cycle-RISC-V-32I-Processor Public

    Verilog

  3. Memory_Swapper Memory_Swapper Public

    Swap Two Memory loaction using FSM

    Verilog

  4. Booth_Algorithm Booth_Algorithm Public

    implemented using verilog based on FSM concepts

    Verilog

  5. Advanced_Encryption_Standard Advanced_Encryption_Standard Public

    Implementation of AES-128-bit encryption

    Verilog

  6. Spartan6---DSP48A1 Spartan6---DSP48A1 Public

    The Spartan-6 family offers a high ratio of DSP48A1 slices to logic, making it ideal for math-intensive applications.

    Verilog