Skip to content
View zihaoli-cn's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report zihaoli-cn

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
7 stars written in Verilog
Clear filter

An open source GPU based off of the AMD Southern Islands ISA.

Verilog 1,266 260 Updated Aug 18, 2025

Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM). . . . . . Online tutorial: https://google.githu…

Verilog 539 149 Updated Mar 26, 2025

Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.

Verilog 369 98 Updated Feb 26, 2025

Fearless hardware design

Verilog 184 11 Updated Aug 20, 2025

Plugins for Yosys developed as part of the F4PGA project.

Verilog 83 48 Updated May 14, 2024
Verilog 29 20 Updated Oct 4, 2017

"High density" digital standard cells for SKY130 provided by SkyWater.

Verilog 19 37 Updated Feb 22, 2023