Skip to content
View zszdsze's full-sized avatar
0 followers · 5 following

Block or report zszdsze

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

3 results for source starred repositories written in Verilog
Clear filter

omarelhedaby / CNN-FPGA

Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database

Verilog 548 112 Updated Feb 19, 2021

EECS150 / fpga_project_skeleton_fa22

Verilog 17 7 Updated Aug 1, 2024

brochz / riscv_151

An implementation of RV32I based on EECS151

Verilog 8 Updated Jan 30, 2024