Skip to content
View 0x8f701's full-sized avatar
🎯
The internet is sick
🎯
The internet is sick

Organizations

@casbin @casbin-rs @QEDProtocol @PsyProtocol

Block or report 0x8f701

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
4 results for source starred repositories written in SystemVerilog
Clear filter

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 12,073 1,106 Updated Aug 18, 2024

OpenTitan: Open source silicon root of trust

SystemVerilog 3,266 976 Updated Mar 31, 2026

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

SystemVerilog 1,820 707 Updated Feb 17, 2026

Official repository of the AWS EC2 FPGA Hardware and Software Development Kit

SystemVerilog 1,650 538 Updated Feb 9, 2026