-
05:55
(UTC +05:30) - 5iri.me
- https://orcid.org/0009-0003-9171-6054
Highlights
- Pro
-
synapse32 Public
Forked from SRA-VJTI/synapse32An inhouse RISC-V 32-bits CPU
-
ProsperityHDL Public
A Novel Product Sparsity Based Optimization for Accelerating Spiking Neural Networks
-
-
Focus Public
Forked from dubcyfor3/Focus[HPCA 2026] Official implementation of "Focus: A Streaming Concentration Architecture for Efficient Vision-Language Models"
Python MIT License UpdatedDec 17, 2025 -
-
comp-arch-study-group Public
Forked from SRA-VJTI/comp-arch-study-groupA complete resource hub explaining computer architecture, FPGA design, and system integration.
-
Wall-E Public
Forked from SRA-VJTI/Wall-EDevelopment Repository for Wall-E
-
sage Public
Forked from sagemath/sageMain repository of SageMath
-
sra-board-component Public
Forked from SRA-VJTI/sra-board-componentESP-IDF component for SRA Board
-
-
-
-
CXLMemSim Public
Forked from SlugLab/CXLMemSimCXLMemSim: A pure software simulated CXL.mem for performance characterization
-
tinygrad Public
Forked from tinygrad/tinygradYou like pytorch? You like micrograd? You love tinygrad! ❤️
Python MIT License UpdatedSep 28, 2025 -
youterm Public
Terminal audio streaming with Spotify-like discovery. Search YouTube from your terminal and stream best-quality audio through ffplay with intelligent recommendations and smart queue management.
-
-
-
Prosperity Public
Forked from dubcyfor3/ProsperityThe official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity
Python MIT License UpdatedAug 9, 2025 -
LFX-Mentorship Public
Forked from merledu/LFX-MentorshipLFX Mentorship: Projects and Coding Challenges
UpdatedAug 4, 2025 -
-
-
riscv-formal Public
Forked from YosysHQ/riscv-formalRISC-V Formal Verification Framework
Verilog ISC License UpdatedJul 20, 2025 -
linesight Public
Forked from Linesight-RL/linesightAI Plays Trackmania with Reinforcement Learning
Python UpdatedJul 19, 2025 -
ttsky25a-tinyQV Public
Forked from TinyTapeout/ttsky25a-tinyQVTinyQV - A Risc-V SoC for Tiny Tapeout
Python Apache License 2.0 UpdatedJul 17, 2025 -
tcam Public
Forked from mcjtag/tcamTCAM (Ternary Content-Addressable Memory) in Verilog
Verilog MIT License UpdatedJun 27, 2025 -
eklavya.github.io Public
Forked from SRA-VJTI/eklavya.github.io -
cocotb-test Public
Forked from themperek/cocotb-testUnit testing for cocotb
Python BSD 2-Clause "Simplified" License UpdatedJun 10, 2025 -
riscvcorebsv Public
writing a single cycle riscvcore using bluespec system verilog(BSV)
-
-