bq24153

bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

Fully Integrated Switch-Mode One-Cell Li-Ion Charger

With Full USB Compliance and USB-OTG Support
Check for Samples: bq24153, bq24156, bq24158

1FEATURES
•
2 Charge Faster than Linear Chargers – Reverse Leakage Protection Prevents
• High-Accuracy Voltage and Current Regulation Battery Drainage
– Input Current Regulation Accuracy: ±5% – Thermal Regulation and Protection
(100 mA and 500 mA) – Input/Output Overvoltage Protection
– Charge Voltage Regulation Accuracy: • Status Output for Charging and Faults
±0.5% (25°C), ±1% (0°C to 125°C) • USB Friendly Boot-Up Sequence
– Charge Current Regulation Accuracy: ±5% • Automatic Charging
• Input Voltage Based Dynamic Power • Power Up System without Battery bq24158
Management (VIN DPM) • Boost Mode Operation for USB OTG:
• Bad adaptor detection and rejection (bq24153/8 only)
• Safety limit register for maximum charge – Input Voltage Range (from Battery): 2.5 V to
voltage and current limiting 4.5 V
• High-Efficiency Mini-USB/AC Battery Charger – Output for VBUS: 5.05 V/ 200 mA
for Single-Cell Li-Ion and Li-Polymer Battery • 2.1 mm x 2 mm 20-Pin WCSP Package
Packs
• 20-V Absolute Maximum Input Voltage Rating APPLICATIONS
• 9.0-V Maximum Operating Input • Mobile and Smart Phones
Voltage-bq24156 • MP3 Players
• 6-V Maximum Operating Input • Handheld Devices
Voltage-bq24153/8
• Built-In Input Current Sensing and Limiting Typical Application Circuit
• Integrated Power FETs for Up To 1.5-A Charge VBUS VBUS SW
LO 1 µH VSNS VBAT
CIN U1 CO1 CO2
Rate-bq24156, 1.25A-bq24153/8 1 µF
bq24153/8 CBOOT
10 nF 10 µF 10 µF
PMID
• Programmable Charge Parameters through CIN
4.7
BOOT
PGND CSIN PACK+
+
I2C™ Compatible Interface (up to 3.4 Mbps):
VAUX µF
0.1 µF
10 kΩ 10 kΩ CSIN
SCL 10 kΩ SCL CSOUT
– Input Current Limit SDA SDA
PACK–

STAT STAT CVREF CSOUT

– VIN DPM Threshold OTG OTG VREF
0.1 µF
10 kΩ CD CD
– Fast-Charge/Termination Current HOST
10 kΩ
1 µF

– Charge Regulation Voltage (3.5 V to 4.44 V)

– Low Charge Current Mode Enable/Disable DESCRIPTION
– Safety Timer with Reset Control
The bq24153/6/8 is a compact, flexible,
– Termination Enable/Disable high-efficiency, USB-friendly switch-mode charge
• Synchronous Fixed-Frequency PWM management device for single-cell Li-ion and
Controller Operating at 3 MHz With 0% to Li-polymer batteries used in a wide range of portable
99.5% Duty Cycle applications. The charge parameters can be
programmed through an I2C interface. The IC
• Automatic High Impedance Mode for Low
integrates a synchronous PWM controller, power
Power Consumption MOSFETs, input current sensing, high-accuracy
• Robust Protection current and voltage regulation, and charge
termination, into a small WCSP package.
1

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2 I2C is a trademark of Philips Electronics.
PRODUCTION DATA information is current as of publication date. Copyright © 2010, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010 www.ti.com

The IC charges the battery in three phases: DEVICE SPINS AND COMPARISONS
conditioning, constant current and constant voltage.
The input current is automatically limited to the value PART NUMBER bq24153 bq24156 bq24158
set by the host. Charge is terminated based on VOVP (V) 6.5 9.8 6.5
battery voltage and user-selectable minimum current D4 Pin Definition OTG SLRST OTG
level. A safety timer with reset control provides a
Maximum Charge 1.25 1.55 1.25
safety backup for I2C interface. During normal Current (A)
operation, The IC automatically restarts the charge
Boost Function Yes No Yes
cycle if the battery voltage falls below an internal
threshold and automatically enters sleep mode or Input Current 100mA 500mA 100mA
Limit in 15Min (OTG=LOW); (OTG=LOW);
high impedance mode when the input supply is Mode 500mA 500mA
removed. The charge status can be reported to the (OTG=High) (OTG=High)
host using the I2C interface. During the charging Battery Detection Yes Yes No
process, the IC monitors its junction temperature (TJ) at Power Up
and reduces the charge current once TJ increases to I2C Address 6BH 6AH 6AH
about 125°C. To support USB OTG device,
bq24153/8 can provide VBUS (5.05V) by boosting the PN1 (bit4 of 03H) 1 0 1
battery voltage. The IC is available in 20-pin WCSP PN0 (bit3 of 03H) 0 0 0
package.
PIN LAYOUT (20-Bump YFF Package)
bq24153/8 bq24156
(Top View) (Top View)

A1 A2 A3 A4 A1 A2 A3 A4
VBUS VBUS BOOT SCL VBUS VBUS BOOT SCL

B1 B2 B3 B4 B1 B2 B3 B4
PMID PMID PMID SDA PMID PMID PMID SDA

C1 C2 C3 C4 C1 C2 C3 C4
SW SW SW STAT SW SW SW STAT

D1 D2 D3 D4 D1 D2 D3 D4
PGND PGND PGND OTG PGND PGND PGND SLRST

E1 E2 E3 E4 E1 E2 E3 E4
CSIN CD VREF CSOUT CSIN CD VREF CSOUT

PIN FUNCTIONS
PIN
I/O DESCRIPTION
NAME NO.
Battery voltage and current sense input. Bypass it with a ceramic capacitor (minimum 0.1 mF) to PGND if
CSOUT E4 I
there are long inductive leads to battery.
Charger input voltage. Bypass it with a 1-mF ceramic capacitor from VBUS to PGND. It also provides power
VBUS A1, A2 I/O
to the load during boost mode (bq24153/8 only) .
Connection point between reverse blocking FET and high-side switching FET. Bypass it with a minimum of
PMID B1, B2, B3 I/O
3.3-mF capacitor from PMID to PGND.
SW C1, C2, C3 O Internal switch to output inductor connection.
Bootstrap capacitor connection for the high-side FET gate driver. Connect a 10-nF ceramic capacitor (voltage
BOOT A3 I/O
rating ≥ 10 V) from BOOT pin to SW pin.
PGND D1, D2, D3 Power ground
Charge current-sense input. Battery current is sensed across an external sense resistor. A 0.1-mF ceramic
CSIN E1 I
capacitor to PGND is required.
SCL A4 I I2C interface clock. Connect a 10-kΩ pullup resistor to 1.8V rail (VAUX=VCC_HOST)
SDA B4 I/O I2C interface data. Connect a 10-kΩ pullup resistor to 1.8V rail (VAUX=VCC_HOST)

2 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): bq24153 bq24156 bq24158

 bq24153
bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

PIN FUNCTIONS (continued)

PIN
I/O DESCRIPTION
NAME NO.
Charge status pin. Pull low when charge in progress. Open drain for other conditions. During faults, a 128-ms
STAT C4 O pulse is sent out. STAT pin can be disabled by the EN_STAT bit in control register. STAT can be used to
drive a LED or communicate with a host processor.
Internal bias regulator voltage. Connect a 1µF ceramic capacitor from this output to PGND. External load on
VREF E3 O
VREF is not recommended.
Charge disable control pin. CD=0, charge is enabled. CD=1, charge is disabled and VBUS pin is high
CD E2 I impedance to GND. In 15min mode, Setting CD=1 resets the 15min timer; while in 32s mode,Setting CD=1
will NOT reset the 32-second timer.
Boost mode enable control or input current limiting selection pin. When OTG is in active status, bq24153/8 is
OTG forced to operate in boost mode. It has higher priority over I2C control and can be disabled using the control
D4 I
(bq24153/8 only) register. At POR, the OTG pin is default to be used as the input current limiting selection pin. When
OTG=High, IIN_LIMIT=500mA and when OTG=Low, IIN_LIMIT=100mA, refer to Control Register for detail.
Safety limit register reset control. When SLRST=0, bq24156 resets all the safety limits (06H) to default
SLRST
D4 I values, regardless of the write actions to safety limits registers (06H). When SLRST=1, bq24156 can program
(bq24156 only)
the safety limit register until any write action to other registers locks the programmed safety limits.

ORDERING INFORMATION (1)

PART NUMBER MARKING MEDIUM QUANTITY
bq24153YFFR bq24153 Tape and Reel 3000
bq24153YFFT bq24153 Tape and Reel 250
bq24156YFFR bq24156 Tape and Reel 3000
bq24156YFFT bq24156 Tape and Reel 250
bq24158YFFR bq24158 Tape and Reel 3000
bq24158YFFT bq24158 Tape and Reel 250

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.

PACKAGE DISSIPATION RATINGS (1)

TA ≤ 25°C DERATING FACTOR
PACKAGE RqJA RqJC
POWER RATING TA > 25°C
(1)
WSCP-20 76°C/W (2) 1.57°C/W 1.32 W 0.0132 W/°C

(1) Maximum power dissipation is a function of TJ(max), RqJA and TA. The maximum allowable power dissipation at any allowable ambient
temperature is PD = [TJ(max)–TA] / RqJA.
(2) Using JEDEC 4-layer High-K board.

Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 3

Product Folder Link(s): bq24153 bq24156 bq24158
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010 www.ti.com

vertical spacer
vertical spacer

ABSOLUTE MAXIMUM RATINGS (1) (2)

over operating free-air temperature range (unless otherwise noted)

bq24153/6/8 UNIT
Supply voltage range (with respect to PGND (3)) VBUS; VPMID ≥ VBUS –0.3 V –2 to 20 V
(3) SCL, SDA, OTG, SLRST, CSIN, CSOUT,
Input voltage range (with respect to PGND ) –0.3 to 7 V
CD
PMID, STAT –0.3 to 20 V
Output voltage range (with respect to PGND (3)) VREF 7 V
SW, BOOT –0.7 to 20 V
Voltage difference between CSIN and CSOUT inputs (V(CSIN) – V(CSOUT) ) ±7 V
Voltage difference between BOOT and SW inputs (V(BOOT) – V(SW) ) -0.3 to 7 V
Voltage difference between VBUS and PMID inputs (V(VBUS) – V(PMID) ) -7 to 0.7 V
Voltage difference between PMID and SW inputs (V(PMID) – V(SW) ) -0.7 to 20 V
Output sink STAT 10 mA
Output Current (average) SW 1.55 (2) A
TA Operating free-air temperature range –30 to 85 °C
TJ Junction temperature –40 to 125 °C
Tstg Storage temperature –45 to 150 °C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage
values are with respect to the network ground terminal unless otherwise noted.
(2) Duty cycle for output current should be less than 50% for 10- year life time when output current is above 1.25A.
(3) All voltages are with respect to PGND if not specified. Currents are positive into, negative out of the specified terminal, if not specified.
Consult Packaging Section of the data sheet for thermal limitations and considerations of packages.

vertical spacer
vertical spacer

RECOMMENDED OPERATING CONDITIONS

MIN NOM MAX UNIT
VBUS Supply voltage, bq24153/8 4.0 6 (1) V
(1)
VBUS Supply voltage, bq24156 4.0 9 V
TJ Operating junction temperature range –40 +125 °C

(1) The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either the BOOST or SW pins. A tight
layout minimizes switching noise.

4 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): bq24153 bq24156 bq24158

 bq24153
bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

ELECTRICAL CHARACTERISTICS
Circuit of Figure 1, VBUS = 5 V, HZ_MODE = 0, OPA_MODE = 0 (CD = 0), TJ = –40°C to 125°C, TJ = 25°C for typical values
(unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
INPUT CURRENTS
VBUS > VBUS(min), PWM switching 10 mA
I(VBUS) VBUS supply current control VBUS > VBUS(min), PWM NOT switching 5
0°C < TJ < 85°C, CD=1 or HZ_MODE=1 15 23 mA
0°C < TJ < 85°C, V(CSOUT) = 4.2 V, High Impedance
I(vbus_leak) Leakage current from battery to VBUS pin 5 mA
mode, VBUS=0 V
0°C < TJ < 85°C, V(CSOUT) = 4.2 V, High Impedance
Battery discharge current in High
mode, V(BUS) = 0 V, SCL, SDA, OTG = 0 V 23 mA
Impedance mode, (CSIN, CSOUT, SW pins)
or 1.8 V
VOLTAGE REGULATION
V(OREG) Output regulation voltage progrmmable Operating in voltage regulation, programmable 3.5 4.44 V
range
TA = 25°C –0.5% 0.5%
Voltage regulation accuracy
–1% 1%
CURRENT REGULATION (FAST CHARGE)
bq24153, V(LOWV) ≤ V(CSOUT) < V(OREG), 550
VBUS > V(SLP), R(SNS) = 68 mΩ, LOW_CHG=0, 1250 mA
Programmable
Output charge current programmable range
bq24156, V(LOWV) ≤ V(CSOUT) < V(OREG), 550
IO(CHARGE)
VBUS > V(SLP), R(SNS) = 68 mΩ, LOW_CHG=0, 1550 mA
Programmable
VLOWV ≤ VCSOUT < VOREG, VBUS>VSLP, RSNS=68 mΩ, 325
Low charge current 350 mA
LOW_CHG=1
Regulation accuracy of the voltage across 37.4 mV ≤ V(IREG)< 44.2mV –3.5% 3.5%
R(SNS) (for charge current regulation)
44.2 mV ≤ V(IREG) -3% 3%
V(IREG) = IO(CHARGE) × R(SNS)
WEAK BATTERY DETECTION
V(LOWV) Weak battery voltage threshold Adjustable using I2C control 3.4 3.7 V
programmable range
Weak battery voltage accuracy –5% 5%
Hysteresis for V(LOWV) Battery voltage falling 100 mV
Deglitch time for weak battery threshold Rising voltage, 2-mV over drive, tRISE = 100 ns 30 ms
CD, OTG and SLRST PIN LOGIC LEVEL
VIL Input low threshold level 0.4 V
VIH Input high threshold level 1.3 V
I(bias) Input bias current Voltage on control pin is 5 V 1.0 µA
CHARGE TERMINATION DETECTION
Termination charge current programmable V(CSOUT) > V(OREG) – V(RCH), mA
I(TERM) 50 400
range VBUS > V(SLP), R(SNS) = 68 mΩ, Programmable
Deglitch time for charge termination Both rising and falling, 2-mV overdrive,
30 ms
tRISE, tFALL = 100 ns
3.4 mV ≤ V(IREG_TERM) ≤ 6.8 mV –15% 15%
Regulation accuracy for termination current
across R(SNS) 6.8 mV < V(IREG_TERM) ≤ 17 mV –10% 10%
V(IREG_TERM) = IO(TERM) × R(SNS)
17 mV < V(IREG_TERM) ≤ 27.2 mV –5.5% 5.5%

Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 5

Product Folder Link(s): bq24153 bq24156 bq24158
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010 www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

Circuit of Figure 1, VBUS = 5 V, HZ_MODE = 0, OPA_MODE = 0 (CD = 0), TJ = –40°C to 125°C, TJ = 25°C for typical values
(unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
BAD ADAPTOR DETECTION
VIN(min) Input voltage lower limit BAD ADAPTOR DETECTION 3.6 3.8 4.0 V
Deglitch time for VBUS rising above ms
Rising voltage, 2-mV overdrive, tRISE = 100 ns 30
VIN(min)
Hysteresis for VIN(min) Input voltage rising 100 200 mV
ISHORT Current source to GND During bad adaptor detection 20 30 40 mA
tINT Detection Interval Input power source detection 2 S
INPUT BASED DYNAMIC POWER MANAGEMENT
Input Voltage DPM threshold programmable V
VIN_DPM 4.2 4.76
range
VIN DPM threshold accuracy –3% 1%
INPUT CURRENT LIMITING
TJ = 0°C – 125°C 88 93 98 mA
IIN = 100 mA
TJ = –40°C –125°C 86 93 98
IIN_LIMIT Input current limiting threshold
TJ = 0°C – 125°C 450 475 500 mA
IIN = 500 mA
TJ = –40°C –125°C 440 475 500
VREF BIAS REGULATOR
VBUS >VIN(min) or V(CSOUT) > V(BATMIN), V
VREF Internal bias regulator voltage 2 6.5
I(VREF) = 1 mA, C(VREF) = 1 mF
VREF output short current limit 30 mA
BATTERY RECHARGE THRESHOLD
V(RCH) Recharge threshold voltage Below V(OREG) 100 120 150 mV
V(SCOUT) decreasing below threshold,
Deglitch time 130 ms
tFALL = 100 ns, 10-mV overdrive
STAT OUTPUTS
Low-level output saturation voltage, STAT
IO = 10 mA, sink current 0.55 V
VOL(STAT) pin
High-level leakage current for STAT Voltage on STAT pin is 5 V 1 mA
I2C BUS LOGIC LEVELS AND TIMING CHARACTERISTICS
VOL Output low threshold level IO = 10 mA, sink current 0.4 V
VIL Input low threshold level V(pull-up) = 1.8 V, SDA and SCL 0.4 V
VIH Input high threshold level V(pull-up) = 1.8 V, SDA and SCL 1.2 V
I(BIAS) Input bias current V(pull-up) = 1.8 V, SDA and SCL 1 mA
f(SCL) SCL clock frequency 3.4 MHz
BATTERY DETECTION
Battery detection current before charge Begins after termination detected,
I(DETECT) –0.5 mA
done (sink current) (1) VCSOUT ≤ V(OREG)
tDETECT Battery detection time 262 ms
SLEEP COMPARATOR
Sleep-mode entry threshold,
V(SLP) 2.3 V ≤ V(CSOUT) ≤ V(OREG), VBUS falling 0 40 100 mV
VBUS – VCSOUT
V(SLP_EXIT) Sleep-mode exit hysteresis 2.3 V ≤ V(CSOUT) ≤ V(OREG) 140 200 260 mV
Deglitch time for VBUS rising above V(SLP) +
Rising voltage, 2-mV overdrive, tRISE = 100 ns 30 ms
V(SLP_EXIT)
UNDERVOLTAGE LOCKOUT (UVLO)
VUVLO IC active threshold voltage VBUS rising - Exits UVLO 3.05 3.3 3.55 V
VUVLO(HYS) IC active hysteresis VBUS falling below VUVLO - Enters UVLO 120 150 mV

(1) Bottom N-channel FET always turns on for ~30 ns and then turns off if current is too low.

6 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): bq24153 bq24156 bq24158

 bq24153
bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

ELECTRICAL CHARACTERISTICS (continued)

Circuit of Figure 1, VBUS = 5 V, HZ_MODE = 0, OPA_MODE = 0 (CD = 0), TJ = –40°C to 125°C, TJ = 25°C for typical values
(unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
PWM
Voltage from BOOT pin to SW pin During charge or boost operation 6.5 V
Internal top reverse blocking MOSFET
IIN(LIMIT) = 500 mA, Measured from VBUS to PMID 180 250
on-resistance
Internal top N-channel Switching MOSFET Measured from PMID to SW,
120 250 mΩ
on-resistance VBOOT – VSW= 4V
Internal bottom N-channel MOSFET
Measured from SW to PGND 110 210
on-resistance
f(OSC) Oscillator frequency 3.0 MHz
Frequency accuracy –10% 10%
D(MAX) Maximum duty cycle 99.5%
D(MIN) Minimum duty cycle 0
Synchronous mode to non-synchronous
Low-side MOSFET cycle-by-cycle current sensing 100 mA
mode transition current threshold (2)
CHARGE MODE PROTECTION
Input VBUS OVP threshold voltage
VBUS threshold to turn off converter during charge 6.3 6.5 6.7 V
VOVP_IN_USB (bq24153/8)
V(OVP_IN_USB) hysteresis (bq24153/8) VBUS falling from above V(OVP_IN_USB) 170 mV
Input VBUS OVP threshold voltage Threshold over VBUS to turn off converter during
VOVP-IN_DYN 9.57 9.8 10
(bq24156) charge
V(OVP_IN_DYN) hysteresis (bq24156) VBUS falling from above V(OVP_IN_DYN) 140
V(CSOUT) threshold over V(OREG) to turn off charger
Output OVP threshold voltage 110 117 121
VOVP during charge %VOREG
V(OVP) hysteresis Lower limit for V(CSOUT) falling from above V(OVP) 11
ILIMIT Cycle-by-cycle current limit for charge Charge mode operation 1.8 2.4 3.0 A
Trickle to fast charge threshold V(CSOUT) rising 2.0 2.1 2.2 V
VSHORT
VSHORT hysteresis VCSOUT falling below VSHORT 100 mV
ISHORT Trickle charge charging current VCSOUT ≤ VSHORT) 20 30 40 mA
BOOST MODE OPERATION FOR VBUS (OPA_MODE = 1, HZ_MODE = 0, bq24153/8 only)
VBUS_B Boost output voltage (to VBUS pin) 2.5V < VCSOUT < 4.5 V 5.05 V
Boost output voltage accuracy Including line and load regulation –3% 3%
IBO Maximum output current for boost VBUS_B = 5.05 V, 2.5 V < VCSOUT < 4.5 V 200 mA
IBLIMIT Cycle by cycle current limit for boost VBUS_B = 5.05 V, 2.5 V < VCSOUT < 4.5 V 1.0 A
Overvoltage protection threshold for boost Threshold over VBUS to turn off converter during
5.8 6.0 6.2 V
VBUSOVP (VBUS pin) boost
VBUSOVP hysteresis VBUS falling from above VBUSOVP 162 mV
Maximum battery voltage for boost (CSOUT
VCSOUT rising edge during boost 4.75 4.9 5.05 V
VBATMAX pin)
VBATMAX hysteresis VCSOUT falling from above VBATMAX 200 mV

Minimum battery voltage for boost (CSOUT During boosting 2.5 V

VBATMIN
pin) Before boost starts 2.9 3.05 V
Boost output resistance at high-impedance
CD = 1 or HZ_MODE = 1 217 kΩ
mode (From VBUS to PGND)
PROTECTION
TSHTDWN) Thermal trip 165
Thermal hysteresis 10 °C
TCF Thermal regulation threshold Charge current begins to reduce 120
T32S 32 second timer 32 Second mode 15 32 s
T15M 15 minute timer 15 Minute mode 12 15 m

(2) Bottom N-channel FET always turns on for ~30 ns and then turns off if current is too low.

Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 7

Product Folder Link(s): bq24153 bq24156 bq24158
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010 www.ti.com

TYPICAL APPLICATION CIRCUITS

VBUS = 5 V, ICHARGE = 1250 mA, VBAT = 3.5 V to 4.44 V (Adjustable).

LO 1.0 mH RSNS VBAT
VBUS
VBUS SW
CIN CO1
U1 CBOOT CO2
1 mF bq24153/8 10 mF
10 nF 10 mF
PMID BOOT
PACK+
C IN 4.7 mF CCSIN
PGND +
VAUX
0.1 mF
CSIN
10 kW 2C BUS
10 kW 10 kW 10 kW I PACK–
CSOUT
SCL SCL
SDA SDA
STAT STAT CCSOUT

OTG OTG VREF

CVREF 0.1 mF
10 kW CD CD
10 kW 1 mF
HOST

Figure 1. I2C Controlled 1-Cell USB Charger Application Circuit with USB OTG Support.

vertical spacer
vertical spacer
vertical spacer
VBUS = 5 V, ICHARGE = 1550 mA, Vbat = 3.5 V to 4.44V (adjustable).
LO 1.0 mH RSNS VBAT
VBUS
VBUS SW
CIN CO1
U1 CBOOT CO2
1 mF bq24156 10 mF
10 nF 10 mF
PMID BOOT
C IN 4.7 mF PACK+
CCSIN
PGND +
VAUX
0.1 mF
CSIN
10 kW 2
10 kW 10 kW 10 kW I C BUS PACK–
CSOUT
SCL SCL
SDA SDA
STAT STAT CCSOUT
SLRST SLRST VREF
CVREF 0.1 mF
10 kW CD CD
10 kW 1 mF
HOST

Figure 2. I2C Controlled 1-Cell Charger Application Circuit with External Safety Limit Register Control.

8 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): bq24153 bq24156 bq24158

 bq24153
bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

TYPICAL PERFORMANCE CHARACTERISTICS

Using circuit shown in Figure 1, TA = 25°C, unless otherwise specified.

ADAPTER INSERTION CYCLE BY CYCLE CURRENT LIMITING IN CHARGE MODE

VBUS
2 V/div
VSW
2 V/div

VSW IL
5 V/div 0.5 A/div

IBAT
0.5 A/div

10 ms/div 2 ms/div

Figure 3. VBUS = 0-5V, Iin_limit = 500mA, Voreg = 4.2V Figure 4. VBUS = 5V, VBAT = 3.5V
VBAT = 3.5V, Ichg = 550mA, 32S mode Charge Mode Overload Operation

BATTERY INSERTION/REMOVAL PWM CHARGING WAVEFORMS

VBAT VSW
2 V/div 2 V/div

VSW
5 V/div

IL
0.5 A/div
IBAT Battery Inserted
0.5 A/div

Battery Removed
100 nS/div
1 S/div

Figure 5. VBUS = 5 V, VBAT = 3.4V, Iin_limit = 500 mA (32s Figure 6. VBUS = 5 V, VBAT = 2.6 V, Voreg = 4.2 V, Ichg = 1550
Mode) mA

BATTERY DETECTION AT POWER UP (bq24153/6) BATTERY DETECTION AT POWER UP (bq24158)

VBUS VBUS
5 V/div 4 V/div

VBAT
VBAT 2 V/div
2 V/div

VSW
5 V/div

IBUS IBUS
50 mA/div 100 mA/div

100 mS/div 100 mS/div

Figure 7. VBUS=5V, No battery connected Figure 8. VBUS=5V, No battery connected

Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 9

Product Folder Link(s): bq24153 bq24156 bq24158
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010 www.ti.com

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

POOR SOURCE DETECTION CHARGE CURRENT RAMP UP

VSW
VBUS 5 V/div
2 V/div

VSW
2 V/div

IBUS
IBAT
20 mA/div
200 mA/div

10 mS/div 500 mS/div

Figure 9. VBUS = 5 V @ 8 mA, VBAT = 3.2V, Iin_limit = 100 mA, Figure 10. Vin = 5 V, Vbat = 3. 2V, No input current limit,
Ichg = 550 mA ICHG=1550mA

INPUT CURRENT CONTROL (bq24153/8) VIN BASED DPM

VBUS
1 V/div

OTG
2 V/div

15 Minute Mode 32 S Mode

IBUS
IBAT 0.2 A/div
0.1 A/div

Write Command
1 S/div 0.5 mS/div

Figure 11. VBUS = 5 V, VBAT = 3.1V, Iin_limit = 100/500 mA, Figure 12. VBUS = 5 V @ 500 mA, VBAT = 3.5V, ICHG = 1550 mA,
(OTG control, 15 minute mode), Iin_limit = 100 mA (I2C control, VIN_DPM = 4.52 V
32 second Mode)

CHARGER EFFICIENCY BOOST WAVEFORM (PWM MODE)

94
VBUS
93 10 mV/div,
Vbat = 4.2 V 5.05 V Offset
92
91 Vbat = 3.6 V VBAT
10 mV/div,
90 3.5 V Offset
89
Efficiency - %

88 VSW
2V/div
87
86
85 Vbat = 3 V
84
IL
83 100 mA/div
82
81
80 100 nS/div
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 1.1 1.2 1.3 1.4 1.5
Charge Current - A

Figure 13. Figure 14. VBUS = 5.05 V, VBAT = 3.5V, IBUS = 217 mA

10 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): bq24153 bq24156 bq24158

 bq24153
bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

BOOST WAVEFORM (PFM MODE) VBUS OVERLOAD WAVEFORMS (BOOST MODE)

VBUS
100 mV/div, VBUS
5.05 V Offset 2 V/div

VBAT VPMID
100 mV/div, 200 mV/div,
3.5 V Offset 5.02 V Offset

VSW VSW
2 V/div 5 V/div

IL IBUS
0.2 A/div 0.2 A/div

5 mS/div 5 mS/div

Figure 15. VBUS = 5.05 V, VBAT = 3.5V, IBUS = 42 mA Figure 16. VBUS = 5.05 V, VBAT = 3.5V, RLOAD (at VBUS)= 1KΩ
to 0.5Ω

LOAD STEP UP RESPONSE (BOOST MODE) LOAD STEP DOWN RESPONSE (BOOST MODE)
VBUS
100 mV/div, VBUS
5.05 V Offset 100 mV/div,
5.05 V Offset

VBAT
0.2 V/div, VBAT
3.5 V Offset 0.2 V/div,
3.5 V Offset

VSW VSW
5 V/div 5 V/div

IBAT IBAT
0.1 A/div 0.1 A/div

100 mS/div 100 mS/div

Figure 17. VBUS = 5.05 V, VBAT = 3.5V, IBUS = 0-217 mA Figure 18. VBUS = 5.05 V, VBAT = 3.5V, IBUS = 217 mA

BOOST TO CHARGE MODE TRANSITION (OTG CONTROL) BOOST EFFICIENCY

VBUS 95
0.5 V/div, VBAT = 2.7 V
VBAT = 3.6 V
4.5 V Offset VBAT = 4.2 V
90
OTG
2 V/div
Efficiency - %

85

VSW 80
5 V/div

IL 75
0.5 A/div

70
10 mS/div 0 50 100 150 200
Load Current at VBUS - mA

Figure 19. VBUS = 4.5 V (Charge Mode) / 5.1 V (Boost Mode), Figure 20.
VBAT = 3.5V, IIN_LIM = 500 mA, (32S mode)

Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 11

Product Folder Link(s): bq24153 bq24156 bq24158
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010 www.ti.com

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

LINE REGULATION FOR BOOST LOAD REGULATION FOR BOOST
5.08 5.09
VBAT = 3.6 V
IBUS = 200 mA VBAT = 2.7 V
5.08
5.07
5.07
5.06
5.06
IBUS = 50 mA
VBUS - V

5.05 5.05

VBUS
5.04 VBAT = 4.2 V
5.04 IBUS = 100 mA
5.03
5.03
5.02

5.02 5.01

5
5.01 0 50 100 150 200
2.6 2.8 3 3.2 3.4 3.6 3.8 4 4.2
Load Current at VBUS - mA
VBAT - V

Figure 21. Figure 22.

12 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): bq24153 bq24156 bq24158

 bq24153
bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

FUNCTIONAL BLOCK DIAGRAM (Charge Mode)

PMID
b q 24153 /6 /8
PMID
V PMID
PMID

NMOS NMOS
VBUS SW
V BUS
VBUS SW
Q2 CBC Q3 SW
Q1 Current I LIMIT
PWM Limiting NMOS
VREF 1 Charge OSC
Controller
Pump
- +
V OUT
CSOUT
+
I IN _ LIMIT - - V OREG

+ - V CSIN
+ CSIN
-
V IN _ DPM - IOCHARGE
T CF + VREF
TJ - I SHORT
PWM _ CHG
V BUS + VBUS UVLO
V UVLO - LINEAR _CHG

V BUS + Poor Input VREF

Source VREF
V IN ( MIN ) -
REFERNCES
BOOT
V BUS + VBUS OVP & BIAS

V OVP_IN -
CHARGE CONTROL ,
VREF 1
TIMER and DISPLAY
TJ + LOGIC V PMID
Thermal
- Shutdown
T SHTDWN

V OUT Battery OVP VOUT

+
*
V OVP -
STAT
V BAT + Sleep
*
V BUS -
CD
V OREG - V RCH
+
V OUT -
* Recharge OTG (bq 24153 /8)
SLRST(bq24156)
V OUT Termination
PGND V CSIN
-
PGND I TERM
+ * ( I2 C Control ) SCL
- Decoder
PGND DAC SDA
V BAT +
* PWMMode Charge
V SHORT -
* Signal Deglitched
Figure 23. Function Block Diagram of bq2415x in Charge Mode

Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 13

Product Folder Link(s): bq24153 bq24156 bq24158
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010 www.ti.com

FUNCTIONAL BLOCK DIAGRAM (Boost Mode)

PMID
bq24153/ 8
PMID
V PMID
PMID
NMOS NMOS
VBUS SW
V BUS
VBUS SW
Q2 CBC SW
Q1 Current I BLIMIT
PWM Limiting
VREF 1 Charge OSC
Controller Q3
Pump
NMOS
PFM Mode -
75 mA
+ +
+ V BUS _ B - VREF
VREF
I BO -
REFERNCES
PWM _ BOOST BOOT
& BIAS

V BUS + VBUS OVP

VREF 1
V BUSOVP - V PMID

TJ CSIN
+ Thermal
T SHTDWN - Shutdown V OUT
CSOUT

V OUT + Battery OVP CHARGE CONTROL, STAT

* TIMER and DISPLAY
V BATMAX - LOGIC

CD
V BAT + Low Battery
* OTG
V BATMIN -
PGND ( I2 C Control) SCL
PGND * Signal Deglitched Decoder
DAC SDA
PGND

Figure 24. Function Block Diagram of bq2415x in Boost Mode

14 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): bq24153 bq24156 bq24158

 bq24153
bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

OPERATIONAL FLOW CHART

Power Up High Impedance Mode or Host

V CSOUT < V LOWV No
V BUS > V UVLO Controlled Operation Mode

POR
Load I 2 C Registers Yes
with Default Value

Reset and Start

15-M inute T imer
Disable Charge

/CE = LOW Charge Configure /CE = HIGH Any Charge State

Mode

Disable Charge

Wait Mode
Delay TINT Indicate Power
not Good

Yes
No

Enable I SHORT
15- Minute
V CSOPUT <V SHORT ? Yes V BUS < V IN ( MIN ) ? No
Indicate Short Timer Expired ?
Circuit condition

No

Regulate
Input Current , Charge
Current or Voltage Yes

Indicate Charge- In -
Progress Yes

VBUS < V IN ( MIN ) ? Yes

Turn Off Charge
Indicate Fault
Yes
/CE =HIGH
No

Turn Off Charge

15-Minute Enable I DETECT for

Timer Expired ? t DETECT
No

Battery Removed
No V CSOUT < VOREG - Wait Mode
Yes Reset Charge
V RCH ? Delay T INT
Parameters

Yes
VCSOUT < V SHORT ? No No

Charge Complete
15-Minute Timer
No Active ? Indicate DONE

No
Yes
Yes
Termination Enabled
I TERM detected
Charge Complete V CSOUT < V OREG -
and VCSOUT >V OREG -V RCH
? VRCH ?
High Impedance
Mode

Yes

Figure 25. Operational Flow Chart of bq2415x in Charge Mode

DETAILED FUNCTIONAL DESCRIPTION

For a current restricted power source, such as a USB host or hub, a high efficiency converter is critical to fully
use the input power capacity for quickly charging the battery. Due to the high efficiency for a wide range of input
voltages and battery voltages, the switch mode charger is a good choice for high speed charging with less power
loss and better thermal management than a linear charger.
The bq24153/6/8 are highly integrated synchronous switch-mode chargers, featuring integrated FETs and small
external components, targeted at extremely space-limited portable applications powered by 1-cell Li-Ion or
Li-polymer battery pack. Furthermore, bq24153/8 also has bi-directional operation to achieve boost function for
USB OTG support.

Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 15

Product Folder Link(s): bq24153 bq24156 bq24158
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010 www.ti.com

The bq24153/8 have three operation modes: charge mode, boost mode, and high impedance mode, while
bq24156 only has charge mode and high impedance mode. In charge mode, the IC supports a precision Li-ion or
Li-polymer charging system for single-cell applications. In boost mode, the IC boosts the battery voltage to VBUS
for powering attached OTG devices. In high impedance mode, the IC stops charging or boosting and operates in
a mode with very low current from VBUS or battery, to effectively reduce the power consumption when the
portable device is in standby mode. Through the proper control, the IC achieves the smooth transition among the
different operation modes.

CHARGE MODE OPERATION

Charge Profile
In charge mode, the IC has five control loops to regulate input voltage, input current, charge current, charge
voltage and device junction temperature. During the charging process, all five loops are enabled and the one that
is dominant takes control. The IC supports a precision Li-ion or Li-polymer charging system for single-cell
applications. Figure 26 (a) indicates a typical charge profile without input current regulation loop. It is the
traditional CC/CV charge curve, while Figure 26(b) shows a typical charge profile when input current limiting loop
is dominant during the constant current mode. In this case, the charge current is higher than the input current so
the charge process is faster than the linear chargers. For bq24153/6/8, the input voltage threshold for DPM loop,
input current limits, the charge current, termination current, and charge voltage are all programmable using I2C
interface.

16 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): bq24153 bq24156 bq24158

 bq24153
bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

Precharge Current Regulation Voltage Regulation

Phase Phase Phase
Regulation
Voltage
Regulation
Current

Charge Voltage
V SHORT

Charge Current

Termination

I SHORT

Precharge Fast Charge

(Linear Charge) (PWM Charge)
(a)

Precharge Current Regulation Voltage Regulation

Phase Phase Phase
Regulation
voltage

Charge Voltage
VSHORT

Charge Current

Termination

I SHORT

Precharge Fast Charge

(Linear Charge) (PWM Charge)
(b)

Figure 26. Typical Charging Profile of bq24153/6/8 for (a) without Input Current Limit, and (b) with Input
Current Limit

Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 17

Product Folder Link(s): bq24153 bq24156 bq24158
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010 www.ti.com

PWM Controller in Charge Mode

The IC provides an integrated, fixed 3 MHz frequency voltage-mode controller to regulate charge current or
voltage. This type of controller is used to improve line transient response, thereby, simplifying the compensation
network used for both continuous and discontinuous current conduction operation. The voltage and current loops
are internally compensated using a Type-III compensation scheme that provides enough phase margin for stable
operation, allowing the use of small ceramic capacitors with very low ESR. The device operates between 0% to
99.5% duty cycles.
The IC has back to back common-drain N-channel FETs at the high side and one N-channel FET at low side.The
input N-FET (Q1) prevents battery discharge when VBUS is lower than VCSOUT. The second high-side N-FET
(Q2) is the switching control switch. A charge pump circuit is used to provide gate drive for Q1, while a bootstrap
circuit with an external bootstrap capacitor is used to supply the gate drive voltage for Q2.
Cycle-by-cycle current limit is sensed through the FETs Q2 and Q3. The threshold for Q2 is set to a nominal
2.4-A peak current. The low-side FET (Q3) also has a current limit that decides if the PWM Controller will operate
in synchronous or non-synchronous mode. This threshold is set to 100mA and it turns off the low-side N-channel
FET (Q3) before the current reverses, preventing the battery from discharging. Synchronous operation is used
when the current of the low-side FET is greater than 100mA to minimize power losses.

Battery Charging Process

At the beginning of precharge, while battery voltage is below the V(SHORT) threshold, the IC applies a short-circuit
current, I(SHORT), to the battery.
When the battery voltage is above VSHORT and below VOREG, the charge current ramps up to fast charge current,
IOCHARGE, or a charge current that corresponds to the input current of IIN_LIMIT. The slew rate for fast charge
current is controlled to minimize the current and voltage over-shoot during transient. Both the input current limit,
IIN_LIMIT, and fast charge current, IOCHARGE, can be set by the host. Once the battery voltage reaches the
regulation voltage, VOREG, the charge current is tapered down as shown in Figure 26. The voltage regulation
feedback occurs by monitoring the battery-pack voltage between the CSOUT and PGND pins. The regulation
voltage is adjustable (3.5V to 4.44V) and is programmed through I2C interface.
The IC monitors the charging current during the voltage regulation phase. When the termination is enabled, once
the termination threshold, ITERM, is detected and the battery voltage is above the recharge threshold, the IC
terminates charge. The termination current level is programmable. To disable the charge current termination, the
host can set the charge termination bit (I_Term) of charge control register to 0, refer to I2C section for detail.
A new charge cycle is initiated when one of the following conditions is detected:
• The battery voltage falls below the V(OREG) – V(RCH) threshold.
• VBUS Power-on reset (POR), if battery voltage is below the V(LOWV) threshold.
• CE bit toggle or RESET bit is set (Host controlled)

Safety Timer in Charge Mode

At the beginning of charging process, the IC starts a 15-minute timer (T15min) that can be disable by any
write-action performed by host through I2C interface. Once the 15-minute timer is disabled, a 32-second timer
(T32sec) is automatically started. The 32-second timer can be reset by host using I2C interface. Writing “1” to
reset bit of TMR_RST in control register will reset the 32-second timer and TMR_RST is automatically set to “0”
after the 32-second timer is reset. If the 32-second timer expires, the charge is terminated and charge
parameters are reset to default values. Then the 15-minute timer starts and the charge resumes.
During normal charging process, the IC is usually in 32-second mode with host control and 15-minute mode
without host control using I2C interface. The above process repeats until the battery is fully charged. If the
15-minute timer expires, the IC turns off the charge, enunciates FAULT on the STATx bits of status register, and
sends the 128ms interrupt pulse. This function prevents battery over charge if the host fails to reset the safety
timer. The 15-minute charge, with default parameters, allows time for a discharged battery to charge sufficiently
to be able to power the host and start communication. The safety timer flow chart is shown in Figure 27. Fault
condition is cleared by POR and fault status bits can only be updated after the status bits are read by the host.

18 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): bq24153 bq24156 bq24158

 bq24153
bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

Charge Start

Start T15 min Reset Charge

Yes
Timer Parameters

No T 32 sec Expired ?

Start T32 sec

Stop T15 min

No
Yes

Charge
2
Any I C Write - T 15 min
T 15 min Active ? Yes No No
Action ? Expired ? Host Should Reset
T 32 sec Timer

Yes
Timer Fault

Figure 27. Timer Flow Chart for bq24153/6/8

USB Friendly Boot-Up Sequence

Prior to power up if the host continus to write the TMR_RST bit to 1, to stay in 32 second mode, on power up the
charger enters normal charge mode (using the desired control bits). If not in 32 second mode at power up, the
charge will operate with default bit values, in 15 minute mode, until the host updates the control registers.
If the battery voltage is above the VLOWV threshold while in 15 minute mode, the charger will be in the high
impedance state. The default control bits set the charging current and regulation voltage low as a safety feature
to avoid violating USB spec and over-charging any of the Li-Ion chemistries, while the host has lost
communication. The input current limiting is described below.

Input Current Limiting

The input current sensing circuit and control loop are integrated into the IC. When operating in 15 minute mode,
for bq24153/8, the OTG pin sets the input current limit to 100mA for a logic low and 500mA for a logic high,
whereas the bq24156 defaults to 500mA. In 32 second mode, the input current limit is set by the programmed
control bits in register 01H.

Thermal Regulation and Protection

To prevent overheat of the chip during the charging process, the IC monitors the junction temperature, TJ, of the
die and begins to taper down the charge current once TJ reaches the thermal regulation threshold, TCF. The
charge current is reduced to zero when the junction temperature increases approximately 10°C above TCF. In
any state, if TJ exceeds TSHTDWN, the IC suspends charging. In thermal shutdown mode, PWM is turned off and
all timers are frozen. Charging resumes when TJ falls below TSHTDWN by approximately 10°C.

Input Voltage Protection in Charge Mode

Sleep Mode
The IC enters the low-power sleep mode if the voltage on VBUS pin falls below sleep-mode entry threshold,
VCSOUT+VSLP, and VBUS is higher than the bad adaptor detection threshold, VIN(MIN). This feature prevents draining
the battery during the absence of VBUS. During sleep mode, both the reverse blocking switch Q1 and PWM are
turned off.

Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 19

Product Folder Link(s): bq24153 bq24156 bq24158
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010 www.ti.com

Bad Adaptor Detection/Rejection

At the POR of VBUS, the IC performs the bad adaptor detection by applying a current sink to VBUS. If the VBUS
is higher than VIN(MIN) for 30ms, the adaptor is good and the charge process begins. Otherwise, if the VBUS
drops below VIN(MIN), the bad adaptor is detected. Then, the IC disables the current sink, sends a send fault pulse
in FAULT pin and sets the bad adaptor flag (B2-B0=011 for Register 00H). After a delay of TINT, the IC repeats
the adaptor detection process, as shown in Figure 28 and Figure 29.
Adpator

V BUS VBUS

ISHORT
(30 mA)
Adaptor Detection Control

VIN_GOOD

PGND Deglitch
30ms START
GND VIN
Delay
VIN(MIN) TINT
VIN_POOR

Figure 28. Bad Adaptor Detection Circuit

20 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): bq24153 bq24156 bq24158

 bq24153
bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

Charge Command
(Host Control or VBUS
Ramps Up)

Delay 10mS

Enable Adaptor Detection

Start 30ms Timer
Enable Input Current Sink
(30mA, to GND)
No

30ms Timer
VBUS>VIN(MIN)? Yes
Expired?

No Yes

Bad Adaptor Detected Good Adaptor Detected

Disable Adaptor Detection

Pulsing STAT Pin Charge Start
Set Bad Adaptor Flag Enable VIN Based DPM

Delay TINT
(2 Seconds)

Figure 29. Bad Adaptor Detection Scheme FLow Chart

Input Voltage Based DPM (Special charger identifiction)

During the charging process, if the input power source is not able to support the programmed or default charging
current, VBUS voltage will decease. Once the VBUS drops to VIN_DPM (default 4.52V), the charge current begins
to taper down to prevent the further drop of VBUS. When the IC enters this mode, the charge current is lower
than the set value and the special charger bit is set (B4 in Register 05H). This feature will make the IC
compatible with adapters with different current capabilities.

Input Over-Voltage Protection

The IC provides a built-in input over-voltage protection to protect the device and other components against
damage if the input voltage (Voltage from VBUS to PGND) goes too high. When an input over-voltage condition is
detected, the IC turns off the PWM converter, sets fault status bits, and sends out a fault pulse from the STAT
pin. Once VBUS drops below the input over-voltage exit threshold, the fault is cleared and charge process
resumes.

Battery Protection in Charge Mode

Output Over-Voltage Protection

The IC provides a built-in over-voltage protection to protect the device and other components against damage if
the battery voltage goes too high, as when the battery is suddenly removed. When an over-voltage condition is
detected, the IC turns off the PWM converter, sets fault status bits, and sends out a fault pulse from the STAT
pin. Once VCSOUT drops to the battery over-voltage exit threshold, the fault is cleared and charge process
resumes.

Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 21

Product Folder Link(s): bq24153 bq24156 bq24158
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010 www.ti.com

Battery Detection During Normal Charging

For applications with removable battery packs, the IC provides a battery absent detection scheme to reliably
detect insertion or removal of battery packs.
During normal charging process with host control, once the voltage at the CSOUT pin is above the battery
recharge threshold, VOREG- VRCH, and the termination charge current is detected, the IC turns off the PWM
charge and enables a discharge current, IDETECT, for a period of tDETECT, then checks the battery voltage. If the
battery voltage is still above recharge threshold, the battery is present and the charge done is detected. On the
other hand, if the battery voltage is below battery recharge threshold, the battery is absent. Under this condition,
the charge parameters (such as input current limit) are reset to the default values and charge resumes after a
delay of TINT. This function ensures that the charge parameters are reset whenever the battery is replaced.

Battery Detection at Power Up

bq24153/6 also has a unique battery detection scheme during the start up of the charger. At VBUS power up, if
the timer is in 15-minute mode, bq24153/6 will start a 32ms timer when exiting from short circuit mode to PWM
charge mode. If the battery voltage is charged to recharge threshold (VOREG-VRCH) and the 32ms timer is not
expired yet, or battery voltage is above output OVP threshold during short-circuit mode, bq2153/6 will considered
that the battery is not present; then stop charging and go to high impedance mode immediately. However, if the
32ms timer is expired before the recharge threshold is reached, the charging process will continue as normal
battery charging process. For bq24158, the 32ms timer for battery detection at power up is disabled. Therefore,
bq24158 can power up the system without a battery.

Battery Short Protection

During the normal charging process, if the battery voltage is lower than the short-circuit threshold, VSHORT, the
charger operates in short circuit mode with a lower charge rate of ISHORT.

Charge Status Output, STAT Pin

The STAT pin is used to indicate operation conditions for bq24153/6/8. STAT is pulled low during charging when
EN_STAT bit in control register (00H) is set to “1”. Under other conditions, STAT pin behaves as a high
impedance (open-drain) output. Under fault conditions, a 128-µs pulse will be sent out to notify the host. The
status of STAT pin at different operation conditions is summarized in Table 1. The STAT pin can be used to drive
an LED or communicate to the host processor.

Table 1. STAT Pin Summary

CHARGE STATE STAT
Charge in progress and EN_STAT=1 Low
Other normal conditions Open-drain
Charge mode faults: Timer fault, sleep mode, VBUS or battery 128-ms pulse, then open-drain
overvoltage, poor input source, VBUS UVLO, no battery,
thermal shutdown
Boost mode faults (bq24153/8 only): Timer fault, over load, 128-ms pulse, then open-drain
VBUS or battery overvoltage, low battery voltage, thermal
shutdown

Control Bits in Charge Mode

CE Bit (Charge Mode)

The CE bit in the control register is used to disable or enable the charge process. A low logic level (0) on this bit
enables the charge and a high logic level (1) disables the charge.

RESET Bit
The RESET bit in the control register is used to reset all the charge parameters. Write ‘1” to RESET bit will reset
all the charge parameters to default values except safety limit register, and RESET bit is automatically cleared to
zero once the charge parameters get reset. It is designed for charge parameter reset before charge starts and it
is not recommended to set RESET bit when charging or boosting in progress.

22 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): bq24153 bq24156 bq24158

 bq24153
bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

OPA_Mode Bit
OPA_MODE is the operation mode control bit. When OPA_MODE = 0, the IC operates as a charger if
HZ_MODE is set to "0", refer to Table 2 for detail. When OPA_MODE=1 and HZ_MODE=0, the IC operates in
boost mode.

Table 2. Operation Mode Summary

OPA_MODE HZ_MODE OPERATION MODE
0 0 Charge (no fault)
Charge configure (fault, Vbus > VUVLO)
High impedance (Vbus < VUVLO)
1(bq24153/8 0 Boost (no faults)
only) Any fault go to charge configure mode
X 1 High impedance

Control Pins in Charge Mode

CD Pin (Charge Disable)

The CD pin is used to disabled the charging process. When CD=0, charge is enabled. When CD=1, charge is
disabled and VBUS pin is high impedance to GND. In 15-minute mode, setting CD=1 resets the 15-minute timer;
while in 32s mode, setting CD=1does NOT reset the 32-second timer.

SLRST Pin (Safety Limit Register 06H Reset, bq24156 only)

When SLRST=0, bq24156 will reset all the safety limits to default values, regardless of the write actions to safety
limits registers (06H). When SLRST=1, bq24156 can program the safety limit register until any write action to
other registers locks the programmed safety limits.

Boost Mode Operation (bq24153/8 only)

In 32 second mode, when OTG pin is in active status or the bit of operation mode (OPA_MODE) at control
register is set to 1, bq24153/8 operates in boost mode and delivers the power to VBUS from the battery. In
normal boost mode, bq24153/8 converts the battery voltage to VBUS-B (about 5.05V) and delivers a current as
much as IBO (about 200mA) to support other USB OTG devices connected to the USB connector.

PWM Controller in Boost Mode

Similar to charge mode operation, in boost mode, the IC provides an integrated, fixed 3 MHz frequency
voltage-mode controller to regulate output voltage at PMID pin (VPMID). The voltage control loop is internally
compensated using a Type-III compensation scheme that provides enough phase margin for stable operation
with a wide load range and battery voltage range.
In boost mode, the input N-FET (Q1) prevents battery discharge when VBUS pin is over loaded. Cycle-by-cycle
current limit is sensed through the internal sense FET for Q3. The cycle-by-cycle current limit threshold for Q3 is
set to a nominal 1.0-A peak current. Synchronous operation is used in PWM mode to minimize power losses.

Boost Start Up
To prevent the inductor saturation and limit the inrush current, a soft-start control is applied during the boost start
up.

PFM Mode at Light Load

In boost mode, the IC operates in pulse skipping mode (PFM mode) to reduce the power loss and improve the
converter efficiency at light load condition. During boosting, the PWM converter is turned off once the inductor
current is less than 75mA; and the PWM is turned back on only when the voltage at PMID pin drops to about
99.5% of the rated output voltage. A unique pre-set circuit is used to make the smooth transition between PWM
and PFM mode.

Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 23

Product Folder Link(s): bq24153 bq24156 bq24158
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010 www.ti.com

Safety Timer in Boost Mode

At the beginning of boost operation, the IC starts a 32-second timer that is reset by the host using the I2C
interface. Writing “1” to reset bit of TMR_RST in control register will reset the 32-second timer and TMR_RST is
automatically set to “0” after the 32-second timer is reset. Once the 32-second timer expires, the IC turns off
boost converter, enunciates the fault pulse from the STAT pin and sets fault status bits in the status register.The
fault condition is cleared by POR or host control.

Protection in Boost Mode

Output Overvoltage Protection

The IC provides a built-in over-voltage protection to protect the device and other components against damage if
the VBUS voltage goes too high. When an over-voltage condition is detected, the IC turns off the PWM
converter, resets OPA_MODE bit to 0, sets fault status bits, and sends out a fault pulse from the STAT pin. Once
VBUS drops to the normal level, the boost starts after host sets OPA_MODE to “1” or OTG pin stays in active
status.

Output Overload Protection

The IC provides a built-in over-load protection to prevent the device and battery from damage when VBUS is
over loaded. Once over load condition is detected, Q1 will operate in linear mode to limit the output current while
VPMID keeps in voltage regulation. If the over load condition lasts for more than 30ms, the over-load fault is
detected. When an over-load condition is detected, the IC turns off the PWM converter, resets OPA_MODE bit to
0, sets fault status bits and sends out fault pulse in STAT pin. The boost will not start until the host clears the
fault register.

Battery Overvoltage Protection

During boosting, when battery voltage is above the battery over voltage threshold, VBATMAX, or below the
minimum battery voltage threshold, VBATMIN, the IC will turns off the PWM converter, resets OPA_MODE bit to 0,
sets fault status bits and sends out fault pulse in STAT pin. Once the battery voltage goes above VBATMIN, the
boost will start after the host sets OPA_MODE to “1” or OTG pin stays in active status.

STAT Pin Boost Mode

During normal boosting process, the STAT pin behaves as a high impedance (open-drain) output. Under fault
conditions, a 128-ms pulse is sent out to notify the host.

High Impedance Mode

When control bit of HZ-MODE is set to “1” and OTG pin is not in active status, the IC operates in high impedance
mode, with the input impedance of the VBUS pin to be higher than 217kΩ. In high impedance mode, a low power
32-second timer will be enabled when the battery voltage is below VLOWV to monitor if the host control is available
or not. If the low power 32 second timer expires, the IC operates in 15 minute mode and the low power 32
second timer is disabled. In 15 minute mode, when VBUS is below VUVLO, the IC operates in high impedance
mode regardless of the setting of the HZ_MODE bit.

SERIAL INTERFACE DESCRIPTION

I2C is a 2-wire serial interface developed by Philips Semiconductor (see I2C-Bus Specification, Version 2.1,
January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the
bus is idle, both SDA and SCL lines are pulled high. All the I2C compatible devices connect to the I2C bus
through open drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal
processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The
master also generates specific conditions that indicate the START and STOP of data transfer. A slave device
receives and/or transmits data on the bus under control of the master device.
The IC works as a slave and is compatible with the following data transfer modes, as defined in the I2C-Bus
Specification: standard mode (100 kbps), fast mode (400 kbps), and high-speed mode (up to 3.4 Mbps in write

24 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): bq24153 bq24156 bq24158

 bq24153
bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

mode). The interface adds flexibility to the battery charge solution, enabling most functions to be programmed to
new values depending on the instantaneous application requirements. Register contents remain intact as long as
supply voltage remains above 2.2 V (typical). I2C is asynchronous, which means that it runs off of SCL. The
device has no noise or glitch filtering on SCL, so SCL input needs to be clean. Therefore, it is recommended that
SDA changes while SCL is LOW.
The data transfer protocol for standard and fast modes is exactly the same, therefore, they are referred to as
F/S-mode in this document. The protocol for high-speed mode is different from the F/S-mode, and it is referred to
as HS-mode. The bq24150/1 device supports 7-bit addressing only. The device 7-bit address is defined as
‘1101011’ (6BH) for bq24153, and ‘1101010’ (6AH) for bq24156/8.

F/S Mode Protocol

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low
transition occurs on the SDA line while SCL is high, as shown in Figure 30. All I2C-compatible devices should
recognize a start condition.

DATA

CLK
S P
START Condition STOP Condition

Figure 30. START and STOP Condition

The master then generates the SCL pulses, and transmits the 8-bit address and the read/write direction bit R/W
on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires
the SDA line to be stable during the entire high period of the clock pulse (see Figure 31). All devices recognize
the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a
matching address generates an acknowledge (see Figure 31) by pulling the SDA line low during the entire high
period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that communication link with a
slave has been established.

DATA

CLK

Data Line Change

Stable; of Data
Data Valid Allowed

Figure 31. Bit Transfer on the Serial Interface

The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the
slave (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an
acknowledge signal can either be generated by the master or by the slave, depending on which one is the
receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as
necessary. To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line
from low to high while the SCL line is high (see Figure 33). This releases the bus and stops the communication
link with the addressed slave. All I2C compatible devices must recognize the stop condition. Upon the receipt of a
stop condition, all devices know that the bus is released, and they wait for a start condition followed by a
matching address. If a transaction is terminated prematurely, the master needs to send a STOP condition to
prevent the slave I2C logic from getting stuck in a bad state. Attempting to read data from register addresses not
listed in this section will result in FFh being read out.

Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 25

Product Folder Link(s): bq24153 bq24156 bq24158
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010 www.ti.com

Data Output
by Transmitter

Not Acknowledge

Data Output
by Receiver
Acknowledge

SCL From 1 2 8 9
Master

Clock Pulse for

START Acknowledgement
Condition

Figure 32. Acknowledge on the I2C Bus™

Recognize START or Recognize STOP or

REPEATED START REPEATED START
Condition Condition
Generate ACKNOWLEDGE
Signal

SDA
MSB Acknowledgement Sr
Signal From Slave
Address

R/W

SCL
S Sr
or ACK ACK or
Sr P
Clock Line Held Low While
Interrupts are Serviced

Figure 33. Bus Protocol

H/S Mode Protocol

When the bus is idle, both SDA and SCL lines are pulled high by the pull-up devices.
The master generates a start condition followed by a valid serial byte containing HS master code 00001XXX.
This transmission is made in F/S-mode at no more than 400 Kbps. No device is allowed to acknowledge the HS
master code, but all devices must recognize it and switch their internal setting to support 3.4-Mbps operation.
The master then generates a repeated start condition (a repeated start condition has the same timing as the start
condition). After this repeated start condition, the protocol is the same as F/S-mode, except that transmission
speeds up to 3.4 Mbps are allowed. A stop condition ends the HS-mode and switches all the internal settings of
the slave devices to support the F/S-mode. Instead of using a stop condition, repeated start conditions should be
used to secure the bus in HS-mode. If a transaction is terminated prematurely, the master needs sending a
STOP condition to prevent the slave I2C logic from getting stuck in a bad state.
Attempting to read data from register addresses not listed in this section results in FFh being read out.

26 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): bq24153 bq24156 bq24158

 bq24153
bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

I2C Update Sequence

The IC requires a start condition, a valid I2C address, a register address byte, and a data byte for a single
update. After the receipt of each byte, the IC acknowledges by pulling the SDA line low during the high period of
a single clock pulse. A valid I2C address selects the IC. The IC performs an update on the falling edge of the
acknowledge signal that follows the LSB byte.
For the first update, the IC requires a start condition, a valid I2C address, a register address byte, a data byte.
For all consecutive updates, The IC needs a register address byte, and a data byte. Once a stop condition is
received, the IC releases the I2C bus, and awaits a new start conditions.

S SLAVE ADDRESS R/W A REGISTER ADDRESS A DATA P

A/A
Data Transferred
‘0’ (Write) (n Bytes + Acknowledge)

From master to IC A = Acknowledge (SDA LOW)

A = Not acknowledge (SDA
HIGH)
From IC to master S = START condition
Sr = Repeated START condition
P = STOP condition

(a) F/S-Mode

F/S-Mode HS-Mode F/S-Mode

S HS-MASTER CODE Sr SLAVE ADDRESS R/W A REGISTER ADDRESS A DATA P

A A/A
Data Transferred
‘0’ (write) (n Bytes + Acknowledge) HS-Mode
Continues

Sr Slave A.

(b) HS- Mode

Figure 34. Data Transfer Format in F/S Mode and H/S Mode

Slave Address Byte

MSB LSB
X 1 1 0 1 0 1 1

The slave address byte is the first byte received following the START condition from the master device.

Register Address Byte

MSB LSB
0 0 0 0 0 D2 D1 D0

Following the successful acknowledgment of the slave address, the bus master will send a byte to the IC, which
contains the address of the register to be accessed. The IC contains five 8-bit registers accessible via a
bidirectional I2C-bus interface. Among them, four internal registers have read and write access; and one has only
read access.

Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 27

Product Folder Link(s): bq24153 bq24156 bq24158
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010 www.ti.com

REGISTER DESCRIPTION

Table 3. Status/Control Register (Read/Write)

Memory Location: 00, Reset State: x1xx 0xxx
BIT NAME READ/WRITE FUNCTION
Write: TMR_RST function, write "1" to reset the safety timer (auto clear)
Read: OTG pin status, (for bq24153/8 only) 0-OTG pin at Low level, 1-OTG pin at High
B7 (MSB) TMR_RST/OTG Read/Write level
SLRST pin status (for bq2156 only), 0-SLRST pin at LOW level, 1-SLRST pin at HIGH
level.
B6 EN_STAT Read/Write 0-Disable STAT pin function, 1-Enable STAT pin function (default 1)
B5 STAT2 Read Only
00-Ready, 01-Charge in progress, 10-Charge done, 11-Fault
B4 STAT1 Read Only
1-Boost mode, 0-Not in boost mode, for bq24153/8/9 only;
B3 BOOST Read Only
NA–for bq24156.
B2 FAULT_3 Read Only Charge mode: 000-Normal, 001-VBUS OVP, 010-Sleep mode, 011-Bad Adaptor or
VBUS<VUVLO,
B1 FAULT_2 Read Only
100-Output OVP, 101-Thermal shutdown, 110-Timer fault, 111-No battery
Boost mode (for bq24153/8 only): 000-Normal, 001-VBUS OVP, 010-Over load,
B0 (LSB) FAULT_1 Read Only 011-Battery voltage is too low, 100-Battery OVP, 101-Thermal shutdown, 110-Timer fault,
111-NA

Table 4. Control Register (Read/Write)

Memory Location: 01, Reset State: 0011 0000
BIT NAME READ/WRITE FUNCTION
B7 (MSB) Iin_Limit_2 Read/Write 00-USB host with 100-mA current limit, 01-USB host with 500-mA current limit,
10-USB host/charger with 800-mA current limit, 11-No input current limit (default 00
B6 Iin_Limit_1 Read/Write for bq24153/8, default 01 for bq24156)
(1)
B5 V(LOWV_2) Read/Write Weak battery voltage threshold: 200mV step (default 1)
(1)
B4 V(LOWV_1) Read/Write Weak battery voltage threshold: 100mV step (default 1)
B3 TE Read/Write 1-Enable charge current termination, 0-Disable charge current termination (default 0)
B2 CE Read/Write 1-Charger is disabled, 0-Charger enabled (default 0)
B1 HZ_MODE Read/Write 1-High impedance mode, 0-Not high impedance mode (default 0)
B0 (LSB) OPA_MODE Read/Write 1-Boost mode, 0-Charger mode (default 0), for bq24153/8 only; NA–for bq24156.

(1) The range of the weak battery voltage threshold (V(LOWV)) is 3.4 V to 3.7 V with an offset of 3.4 V and steps of 100 mV (default 3.7 V,
using bits B4-B5).

Table 5. Control/Battery Voltage Register (Read/Write)

Memory Location: 02, Reset State: 0000 1010
BIT NAME READ/WRITE FUNCTION
B7 (MSB) VO(REG5) Read/Write Battery Regulation Voltage: 640 mV step (default 0)
B6 VO(REG4) Read/Write Battery Regulation Voltage: 320 mV step (default 0)
B5 VO(REG3) Read/Write Battery Regulation Voltage: 160 mV step (default 0)
B4 VO(REG2) Read/Write Battery Regulation Voltage: 80 mV step (default 0)
B3 VO(REG1) Read/Write Battery Regulation Voltage: 40 mV step (default 1)
B2 VO(REG0) Read/Write Battery Regulation Voltage: 20 mV step (default 0)
1-Active at High level, 0-Active at Low level (default 1), for bq24153/8 only; NA–for
B1 OTG_PL Read/Write
bq24156.
1-Enable OTG Pin, 0-Disable OTG pin (default 0), for bq24153/8 only; NA–for
B0 (LSB) OTG_EN Read/Write
bq24156.

28 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): bq24153 bq24156 bq24158

 bq24153
bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

• Charge voltage range is 3.5 V to 4.44 V with the offset of 3.5 V and steps of 20 mV (default 3.54 V), using
bits B2-B7.

Table 6. Vender/Part/Revision Register (Read only)

Memory Location: 03, Reset State: 0101 000x
BIT NAME READ/WRITE FUNCTION
B7 (MSB) Vender2 Read Only Vender Code: bit 2 (default 0)
B6 Vender1 Read Only Vender Code: bit 1 (default 1)
B5 Vender0 Read Only Vender Code: bit 0 (default 0)
B4 PN1 Read Only For I2C Address 6BH: 00--bq24151, 01–bq24150; 10–bq24153; 11–NA.
B3 PN0 Read Only For I2C Address 6AH: 00--bq24156, 01–NA, 10–bq24158, 11–NA.
B2 Revision2 Read Only
011: Revision 1.0;
B1 Revision1 Read Only 001: Revision 1.1;
100-111: Future Revisions
B0 (LSB) Revision0 Read Only

Table 7. Battery Termination/Fast Charge Current Register (Read/Write)

Memory Location: 04, Reset State: 0000 0001
BIT NAME READ/WRITE FUNCTION
B7 (MSB) Reset Read/Write Write: 1-Charger in reset mode, 0-No effect, Read: always get "0"
(1) Charge current sense voltage: 27.2 mV step – for bq24153/8; 54.4mV step – for
B6 VI(CHRG3) Read/Write
bq24156 (default 0)
Charge current sense voltage: 13.6 mV step – for bq24153/8; 27.2mV step – for
B5 VI(CHRG2) (1) Read/Write
bq24156 (default 0)
(1) Charge current sense voltage: 6.8 mV step – for bq24153/8; 13.6mV step – for
B4 VI(CHRG1) Read/Write
bq24156 (default 0)
B3 VI(CHRG0) (1) Read/Write NA – for bq24153/8; 6.8mV step – for bq24156 (default 0)
(2)
B2 VI(TERM2) Read/Write Termination current sense voltage: 13.6 mV step (default 0)
B1 VI(TERM1) (2) Read/Write Termination current sense voltage: 6.8 mV step (default 0)
(2)
B0 (LSB) VI(TERM0) Read/Write Termination current sense voltage: 3.4 mV step (default 1)

(1) Refer to Table 11

(2) Refer to Table 10
• For bq24153/8, charge current sense voltage offset is 37.4mV and default charge current is 550mA, if 68-mΩ
sensing resistor is used and LOW_CHG=0.
• For bq24156, the maximum charge current is 1.55A. If a higher value is programmed, the 1.55A or maximum
safety limit charge current is selected.

Table 8. Special Charger Voltage/Enable Pin Status Register

Memory location: 05, Reset state: 001X X100
BIT NAME READ/WRITE FUNCTION
B7 (MSB) NA Read/Write NA
B6 NA Read/Write NA
0 – Normal charge current sense voltage at 04H,
B5 LOW_CHG Read/Write
1 – Low charge current sense voltage of 22.1mV (default 1)
0 – DPM mode is not active,
B4 DPM_STATUS Read Only
1 – DPM mode is active
0 – CD pin at LOW level,
B3 CD_STATUS Read Only
1 – CD pin at HIGH level
B2 VSREG2 Read/Write Special charger voltage: 320mV step (default 1)
B1 VSREG1 Read/Write Special charger voltage: 160mV step (default 0)
B0 (LSB) VSREG0 Read/Write Special charger voltage: 80mV step (default 0)

Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 29

Product Folder Link(s): bq24153 bq24156 bq24158
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010 www.ti.com

• Special charger voltage offset is 4.2V and default special charger voltage is 4.52V.
• Default charge current will be 325mA, if 68-mΩ sensing resistor is used, since default LOW_CHG=1.

Table 9. Safety Limit Register (READ/WRITE, Write only once after reset!)
Memory location: 06, Reset state: 01000000
BIT NAME READ/WRITE FUNCTION
B7 (MSB) VMCHRG3 (1) Read/Write Maximum charge current sense voltage: 54.4 mV step (default 0) (2)
B6 VMCHRG2 (1) Read/Write Maximum charge current sense voltage: 27.2 mV step (default 1)
(1)
B5 VMCHRG1 Read/Write Maximum charge current sense voltage: 13.6 mV step (default 0)
B4 VMCHRG0 (1) Read/Write Maximum charge current sense voltage: 6.8 mV step (default 0)
B3 VMREG3 Read/Write Maximum battery regulation voltage: 160 mV step (default 0)
B2 VMREG2 Read/Write Maximum battery regulation voltage: 80 mV step (default 0)
B1 VMREG1 Read/Write Maximum battery regulation voltage: 40 mV step (default 0)
B0 (LSB) VMREG0 Read/Write Maximum battery regulation voltage: 20 mV step (default 0)

(1) Refer to Table 11

• Maximum charge current sense voltage offset is 37.4 mV (550mA), default at 64.6mV (950mA) and the
maximum charge current option is 1.55A (105.4mV), if 68-mΩ sensing resistor is used.
• Maximum battery regulation voltage offset is 4.2V (default at 4.2V) and maximum battery regulation voltage
option is 4.44V.
• Memory location 06H resets only when VCSOUT drops below VSHORT threshold (typ. 2.05V) or SLRST (pin D4,
for bq24156 only) goes to logic ‘0’. After reset, the maximum values for battery regulation voltage and charge
current can be programmed until any writing to other register locks the safety limits. Programmed values
exclude higher values from memory locations 02 (battery regulation voltage), and from memory location 04
(Fast charge current).
• If host accesses (write command) to some other register before Safety limit register, the safety default values
hold!

APPLICATION SECTION

Charge Current Sensing Resistor Selection Guidelines

Both the termination current range and charge current range depend on the sensing resistor (RSNS). The
termination current step (IOTERM_STEP) can be calculated using Equation 1:
VI(TERM0)
IO(TERM_STEP) =
R(SNS)
(1)
Table 10 shows the termination current settings for two sensing resistors.

Table 10. Termination Current Settings for 68-mΩ and 100-mΩ Sense Resistors
I(TERM) (mA) I(TERM) (mA)
BIT VI(TERM) (mV)
R(SNS) = 68mΩ R(SNS) = 100mΩ
VI(TERM2) 13.6 200 136
VI(TERM1) 6.8 100 68
VI(TERM0) 3.4 50 34
Offset 3.4 50 34

The charge current step (IO(CHARGE_STEP)) is calculated using Equation 2:

VI(CHRG0)
IO(CHARGE_STEP) =
R(SNS)
(2)
Table 11 shows the charge current settings for two sensing resistors.

30 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): bq24153 bq24156 bq24158

 bq24153
bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

Table 11. Charge Current Settings for 68-mΩ and 100-mΩ Sense Resistors
IO(CHARGE) (mA) IO(CHARGE) (mA)
BIT VI(REG) (mV)
R(SNS) = 68mΩ R(SNS) = 100mΩ
VI(CHRG3) 54.4 800 544
VI(CHRG2) 27.2 400 272
VI(CHRG1) 13.6 200 136
VI(CHRG0) 6.8 100 68
Offset 37.4 550 374

Output Inductor and Capacitance Selection Guidelines

The IC provides internal loop compensation. With this scheme, best stability occurs when LC resonant
frequency, fo, is approximately 40 kHz (20 kHz to 80 kHz). Equation 3 can be used to calculate the value of the
output inductor, LOUT, and output capacitor, COUT.
1
fo =
2p ´ LOUT ´ COUT
(3)
To reduce the output voltage ripple, a ceramic capacitor with the capacitance between 4.7 mF and 47 mF is
recommended for COUT, see the application section for components selection.

POWER TOPOLOGIES

System Load After Sensing Resistor

One of the simpler high-efficiency topologies connects the system load directly across the battery pack, as
shown in Figure 35. The input voltage has been converted to a usable system voltage with good efficiency from
the input. When the input power is on, it supplies the system load and charges the battery pack at the same time.
When the input power is off, the battery pack powers the system directly.

VBUS SW Isns Isys

L1 Rsns Ichg
VIN
+ bq2415x
System
- +
Load
C4 C3 BAT
C1 PMID PGND
C2

Figure 35. System Load After Sensing Resistor

The advantages:
1. When the AC adapter is disconnected, the battery pack powers the system load with minimum power
dissipations. Consequently, the time that the system runs on the battery pack can be maximized.
2. It saves the external path selection components and offers a low-cost solution.
3. Dynamic power management (DPM) can be achieved. The total of the charge current and the system current
can be limited to a desired value by setting charge current value. When the system current increases, the
charge current drops by the same amount. As a result, no potential over-current or over-heating issues are
caused by excessive system load demand.
4. The total of the input current can be limited to a desired value by setting input current limit value. So USB
specifications can be met easily.
5. The supply voltage variation range for the system can be minimized.
Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 31
Product Folder Link(s): bq24153 bq24156 bq24158
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010 www.ti.com

6. The input current soft-start can be achieved by the generic soft-start feature of the IC.
Design considerations and potential issues:
1. If the system always demands a high current (but lower than the regulation current), the charging never
terminates. Thus, the battery is always charged, and the lifetime may be reduced.
2. Because the total current regulation threshold is fixed and the system always demands some current, the
battery may not be charged with a full-charge rate and thus may lead to a longer charge time.
3. If the system load current is large after the charger has been terminated, the IR drop across the battery
impedance may cause the battery voltage to drop below the refresh threshold and start a new charge cycle.
The charger would then terminate due to low charge current. Therefore, the charger would cycle between
charging and terminating. If the load is smaller, the battery has to discharge down to the refresh threshold,
resulting in a much slower cycling.
4. In a charger system, the charge current is typically limited to about 30mA, if the sensed battery voltage is
below 2V short circuit protection threshold. This results in low power availability at the system bus. If an
external supply is connected and the battery is deeply discharged, below the short circuit protection
threshold, the charge current is clamped to the short circuit current limit. This then is the current available to
the system during the power-up phase. Most systems cannot function with such limited supply current, and
the battery supplements the additional power required by the system. Note that the battery pack is already at
the depleted condition, and it discharges further until the battery protector opens, resulting in a system
shutdown.
5. If the battery is below the short circuit threshold and the system requires a bias current budget lower than the
short circuit current limit, the end-equipment will be operational, but the charging process can be affected
depending on the current left to charge the battery pack. Under extreme conditions, the system current is
close to the short circuit current levels and the battery may not reach the fast-charge region in a timely
manner. As a result, the safety timers flag the battery pack as defective, terminating the charging process.
Because the safety timer cannot be disabled, the inserted battery pack must not be depleted to make the
application possible.
6. For instance, if the battery pack voltage is too low, highly depleted, totally dead or even shorted, the system
voltage is clamped by the battery and it cannot operate even if the input power is on.

System Load Before Sensing Resistor

The second circuit is very similar to first one; the difference is that the system load is connected before the sense
resistor, as shown in Figure 36.

Isys
VBUS SW Isns

L1 Rsns Ichg
VIN
+ bq2415x System
- +
Load
C4 C3 BAT
C1 PMID PGND
C2

Figure 36. System Load Before Sensing Resistor

The advantages of system load before sensing resistor to system load after sensing resistor:
1. The charger controller is based only on the current goes through the current-sense resistor. So, the constant
current fast charge and termination functions work well, and are not affected by the system load. This is the
major advantage of it.
2. A depleted battery pack can be connected to the charger without the risk of the safety timer expiration
caused by high system load.
32 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): bq24153 bq24156 bq24158

 bq24153
bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

3. The charger can disable termination and keep the converter running to keep battery fully charged, or let the
switcher terminate when the battery is full and then run off of the battery via the sense resistor.
Design considerations and potential issues:
1. The total current is limited by the IC input current limit, or peak current protection, but not the charge current
setting. The charge current does not drop when the system current load increases until the input current limit
is reached. This solution is not applicable if the system requires a high current.
2. Efficiency declines when discharging through the sense resistor to the system.
3. No thermal regulation. Therefore, system design should ensure the maximum junction temperature of the IC
is below 125°C during normal operation.

DESIGN EXAMPLE FOR TYPICAL APPLICATION CIRCUIT

Systems Design Specifications:

• VBUS = 5 V
• V(BAT) = 4.2 V (1-Cell)
• I(charge) = 1.25 A
• Inductor ripple current = 30% of fast charge current
1. Determine the inductor value (LOUT) for the specified charge current ripple:
VBAT ´ (VBUS - VBAT)
L OUT =
VBUS ´ f ´ D IL
, the worst case is when battery voltage is as close as to half of the input
voltage.
2.5 ´ (5 - 2.5)
LOUT =
5 ´ (3 ´ 106 ) ´ 1.25 ´ 0.3 (4)
LOUT = 1.11 mH
Select the output inductor to standard 1 mH. Calculate the total ripple current with using the 1-mH inductor:
VBAT ´ (VBUS - VBAT)
DIL =
VBUS ´ f ´ LOUT
(5)
2.5 ´ (5 - 2.5)
DIL =
5 ´ (3 ´ 106 ) ´ (1 ´ 10-6 ) (6)
ΔIL = 0.42 A
Calculate the maximum output current:
DIL
ILPK = IOUT +
2 (7)
0.42
ILPK = 1.25 +
2 (8)
ILPK = 1.46 A
Select 2.5mm by 2.0mm 1-mH 1.5-A surface mount multi-layer inductor. The suggested inductor part
numbers are shown as following.

Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 33

Product Folder Link(s): bq24153 bq24156 bq24158
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010 www.ti.com

Table 12. Inductor Part Numbers

PART NUMBER INDUCTANCE SIZE MANUFACTURER
LQM2HPN1R0MJ0 1 mH 2.5 x 2.0 mm Murata
MIPS2520D1R0 1 mH 2.5 x 2.0 mm FDK
MDT2520-CN1R0M 1 mH 2.5 x 2.0 mm TOKO
CP1008 1 mH 2.5 x 2.0 mm Inter-Technical

2. Determine the output capacitor value )COUT) using 40 kHz as the resonant frequency:
1
fo =
2p ´ LOUT ´ COUT
(9)
1
COUT =
4p2 ´ f02 ´ LOUT (10)
1
COUT =
4p2 ´ (40 ´ 103 )2 ´ (1 ´ 10-6 ) (11)
COUT = 15.8 mF
Select two 0603 X5R 6.3V 10-mF ceramic capacitors in parallel i.e., Murata GRM188R60J106M.
3. Determine the sense resistor using the following equation:
V(RSNS)
R(SNS) =
I(CHARGE)
(12)
The maximum sense voltage across sense resistor is 85 mV. In order to get a better current regulation
accuracy, V(RSNS) should equal 85mV, and calculate the value for the sense resistor.
85mV
R(SNS) =
1.25A (13)
R(SNS) = 68 mΩ
This is a standard value. If it is not a standard value, then choose the next close value and calculate the real
charge current. Calculate the power dissipation on the sense resistor:
P(RSNS) = I(CHARGE) 2 × R(SNS)
P(RSNS) = 1.252 × 0.068
P(RSNS) = 0.106 W
Select 0402 0.125-W 68-mΩ 2% sense resistor, i.e. Panasonic ERJ2BWGR068.
4. Measured efficiency and total power loss with different inductors are shown in Figure 37. SW node and
inductor current waveform are shown in Figure 38.

34 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): bq24153 bq24156 bq24158

 bq24153
bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

Battery Charge Efficiency Battery Charge Loss

90 800
TA=25°C, TA=25°C,
89 TOKO VBUS = 5 V, 700 VBUS = 5 V,
VBAT = 3 V VBAT = 3 V
88 FDK
600
Efficiency - %

Loss - mW
87 muRata
500 Inter-Technical TOKO
86 FDK
Inter-Technical 400 muRata
85
300
84

83 200

82 100
500 600 700 800 900 1000 1100 1200 1300 500 600 700 800 900 1000 1100 1200 1300
Charge Current - mA Charge Current - mA

Figure 37. Measured Efficiency and Power Loss

PCB LAYOUT CONSIDERATION

It is important to pay special attention to the PCB layout. The following provides some guidelines:
• To obtain optimal performance, the power input capacitors, connected from input to PGND, should be placed
as close as possible to the bqTINYSWITCHER. The output inductor should be placed close to the IC and the
output capacitor connected between the inductor and PGND of the IC. The intent is to minimize the current
path loop area from the SW pin through the LC filter and back to the PGND pin. To prevent high frequency
oscillation problems, proper layout to minimize high frequency current path loop is critical. (See Figure 38.)
The sense resistor should be adjacent to the junction of the inductor and output capacitor. Route the sense
leads connected across the RSNS back to the IC, close to each other (minimize loop area) or on top of each
other on adjacent layers (do not route the sense leads through a high-current path). (See Figure 39.)
• Place all decoupling capacitor close to their respective IC pin and as close as to PGND (do not place
components such that routing interrupts power stage currents). All small control signals should be routed
away from the high current paths.
• The PCB should have a ground plane (return) connected directly to the return of all components through vias
(two vias per capacitor for power-stage capacitors, two vias for the IC PGND, one via per capacitor for
small-signal components). A star ground design approach is typically used to keep circuit block currents
isolated (high-power/low-power small-signal) which reduces noise-coupling and ground-bounce issues. A
single ground plane for this design gives good results. With this small layout and a single ground plane, there
is no ground-bounce issue, and having the components segregated minimizes coupling between signals.
• The high-current charge paths into VBUS, PMID and from the SW pins must be sized appropriately for the
maximum charge current in order to avoid voltage drops in these traces. The PGND pins should be
connected to the ground plane to return current through the internal low-side FET.
• Place 4.7mF input capacitor as close to PMID pin and PGND pin as possible to make high frequency current
loop area as small as possible. Place 1mF input capacitor as close to VBUS pin and PGND pin as possible to
make high frequency current loop area as small as possible (see Figure 40).

Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 35

Product Folder Link(s): bq24153 bq24156 bq24158
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010 www.ti.com

L1 R1 V BAT
VBUS SW

High
Frequency
V IN BAT
PMID Current PGND
Path
C1 C2 C3

Figure 38. High Frequency Current Path

Charge Current Direction

R SNS

To Inductor To Capacitor and battery

Current Sensing Direction

To CSIN and CSOUT pin

Figure 39. Sensing Resistor PCB Layout

Vin+ VBUS
PMID
1µF
SW
Vin–
4.7µF PGND

Figure 40. Input Capacitor Position and PCB Layout Example

36 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): bq24153 bq24156 bq24158

 bq24153
bq24156, bq24158
www.ti.com SLUSA27 – MARCH 2010

PACKAGE SUMMARY
CHIP SCALE PACKAGE CHIP SCALE PACKAGE
(Top Side Symbol For bq24153) (Top Side Symbol For bq24156)

TIYMLLLLS TIYMLLLLS
bq24153 bq24156

0-Pin A1 Marker, TI-TI Letters, YM- Year Month Date Code, LLLL-Lot Trace Code, S-Assembly Site Code

CHIP SCALE PACKAGE WCSP PACKAGE

(Top Side Symbol For bq24158) (Top View)

A1 A2 A3 A4

TIYMLLLLS B1 B2 B3 B4

bq24158 C1 C2 C3 C4 D

D1 D2 D3 D4

E1 E2 E3 E4

CHIP SCALE PACKAGING DIMENSIONS

TM
The bq24153/6/8 devices are available in a 20-bump chip scale package (YFF, NanoFree ).
Package dimensions are:
· D = 2.14 ± 0.03 mm
· E = 2.0 ± 0.03 mm

Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 37

Product Folder Link(s): bq24153 bq24156 bq24158
 PACKAGE OPTION ADDENDUM

www.ti.com 10-May-2010

PACKAGING INFORMATION

Orderable Device Status (1) Package Package Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Type Drawing Qty
BQ24153YFFR ACTIVE DSBGA YFF 20 3000 Green (RoHS & SNAGCU Level-1-260C-UNLIM
no Sb/Br)
BQ24153YFFT ACTIVE DSBGA YFF 20 250 Green (RoHS & SNAGCU Level-1-260C-UNLIM
no Sb/Br)
BQ24156YFFR ACTIVE DSBGA YFF 20 3000 Green (RoHS & SNAGCU Level-1-260C-UNLIM
no Sb/Br)
BQ24156YFFT ACTIVE DSBGA YFF 20 250 Green (RoHS & SNAGCU Level-1-260C-UNLIM
no Sb/Br)
BQ24158YFFR PREVIEW DSBGA YFF 20 TBD Call TI Call TI
BQ24158YFFT PREVIEW DSBGA YFF 20 TBD Call TI Call TI
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.

Addendum-Page 1
 IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications
Amplifiers amplifier.ti.com Audio www.ti.com/audio
Data Converters dataconverter.ti.com Automotive www.ti.com/automotive
DLP® Products www.dlp.com Communications and www.ti.com/communications
Telecom
DSP dsp.ti.com Computers and www.ti.com/computers
Peripherals
Clocks and Timers www.ti.com/clocks Consumer Electronics www.ti.com/consumer-apps
Interface interface.ti.com Energy www.ti.com/energy
Logic logic.ti.com Industrial www.ti.com/industrial
Power Mgmt power.ti.com Medical www.ti.com/medical
Microcontrollers microcontroller.ti.com Security www.ti.com/security
RFID www.ti-rfid.com Space, Avionics & www.ti.com/space-avionics-defense
Defense
RF/IF and ZigBee® Solutions www.ti.com/lprf Video and Imaging www.ti.com/video
Wireless www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2010, Texas Instruments Incorporated