NJU72750

7-INPUT / 3-OUTPUT DUAL ANALOG SWITCH

■ GENERAL DESCRIPTION ■ PACKAGE OUTLINE

The NJU72750 is a 7-input / 3-output dual analog switch.
Functions are controlled via two-wired serial bus. A-channel
switches and B-channel switches are controlled independently.
The NJU72750 is well-suited for multi-channel audio systems
such as AV amplifiers, DVD receivers and others.
NJU72750V

■ FEATURES
 Operating Voltage ±4.5 to ±7.5V
 2-wired Serial BUS Control
 Selectable 2-Chip Address Available for using four chips on same serial bus line
 ON Resistance 15Ω typ.
 Low Distortion 0.0004% typ. (VIN=1Vrms)
 CMOS Technology
 Package Outline SSOP32

■ BLOCK DIAGRAM

InA1
InA2
InA3 OutA1
InA4 OutA2
InA5 OutA3
InA6
InA7
InB1
InB2
InB3 OutB1
InB4 OutB2
InB5 OutB3
InB6
InB7

Ver.1.6E -1-
NJU72750

■ PIN CONFIGURATION
32 17

1 16

No. Symbol Function Symbol Function

1 V+ Power supply (+) 17 DATA Control data signal Input terminal

2 InA1 Ach Input terminal 1 18 CLOCK Clock signal Input terminal

3 InB1 Bch Input terminal 1 19 NC No connect

4 InA2 Ach Input terminal 2 20 NC No connect

5 InB2 Bch Input terminal 2 21 OutB3 Bch Output terminal 3

6 InA3 Ach Input terminal 3 22 OutA3 Ach Output terminal 3

7 InB3 Bch Input terminal 3 23 REF_B Bch Reference Voltage terminal

8 InA4 Ach Input terminal 4 24 OutB2 Bch Output terminal 2

9 InB4 Bch Input terminal 4 25 OutA2 Ach Output terminal 2

10 InA5 Ach Input terminal 5 26 REF_A Ach Reference Voltage terminal

11 InB5 Bch Input terminal 5 27 OutB1 Bch Output terminal 1

12 InA6 Ach Input terminal 6 28 OutA1 Ach Output terminal 1

13 InB6 Bch Input terminal 6 29 NC No connect

14 InA7 Ach Input terminal 7 30 ADR0 Chip address setting terminal 0

15 InB7 Bch Input terminal 7 31 ADR1 Chip address setting terminal 1

16 REF Digital block reference voltage terminal 32 V- Power supply (-)

-2-
 NJU72750

■ ABSOLUTE MAXIMUM RATING (Ta=25°C)

PARAMETER SYMBOL RATING UNIT
+ -
Supply Voltage V /V ±8 V
+ -
Maximum Input Voltage VIM V /V V
Power Dissipation PD 950 mW
NOTE: EIA/JEDEC STANDARD Test board (76.2x114.3x1.6mm, 2layer, FR-4) mounting

Operating Temperature Range Topr -40 to +85 C

Storage Temperature Range Tstg -40 to +125 C
Load Resistance RL >1 kΩ
■ RECOMMENDED OPERATING VOLTAGE RANGE (Ta=25°C unless otherwise specified)
PARAMETER SYMBOL TEST CONDITION MIN. TYP. MAX. UNIT
+ -
Operating Voltage Range V /V ±4.5 ±7.0 ±7.5 V

■ ELECTRICAL CHARACTERISTICS (Ta=25°C, V /V =±7, RL=20kΩ unless otherwise specified)

+ -

♦DC CHARACTERISTICS
PARAMETER SYMBOL TEST CONDITION MIN. TYP. MAX. UNIT
+
Supply Current1 IDD No Signal (V ), No Load - 0.4 1 mA
-
Supply Current2 ISS No Signal (V ), No Load - 0.4 1 mA
Switch A11 to A73, B11 to B73,
Switch ON Resistance1 RON1 - 15 40 Ω
IO=3mA
L-Imp A1 to A3, B1 to B3,
Switch ON Resistance2 RON2 - 0.4 1 kΩ
IO=300μA
♦AC CHARACTERISTICS
PARAMETER SYMBOL TEST CONDITION MIN. TYP. MAX. UNIT
f=1kHz, VIN=1Vrms,
Total Harmonic Distortion T.H.D. - 0.0004 - %
BW=400Hz to 30kHz
Rg=0Ω, f=1kHz, VIN=2Vrms,
Cross Talk CT - -110 - dB
Bandpass
Rg=0Ω, f=1kHz, VIN=2Vrms,
Channel Separation CS - -110 - dB
Bandpass
■ LOGIC CONTROL CHARACTERISTICS (Ta=25°C unless otherwise specified)
♦LOGIC CONTROL TERMINAL CHARACTERISTICS
PARAMETER SYMBOL TEST CONDITION MIN. TYP. MAX. UNIT
+
High Level Input Voltage VIH DATA, CLOCK, ADR0, ADR1 terminal 2.5 - V V
Low Level Input Voltage VIL DATA, CLOCK, ADR0, ADR1 terminal 0 - 1.0 V

-3-
NJU72750

■ TERMINAL DESCRIPTION
Terminal SYMBOL FUNCTION EQUIVALENT CIRCUIT VOLTAGE

2 InA1 Ach Input 1

3 InB1 Bch Input 1
4 InA2 Ach Input 2
5 InB2 Bch Input 2
6 InA3 Ach Input 3 V+

7 InB3 Bch Input 3

8 InA4 Ach Input 4
9 InB4 Bch Input 4 InAx
InBx -
10 InA5 Ach Input 5
470kΩ
11 InB5 Bch Input 5 470kΩ

12 InA6 Ach Input 6 V- REF_A REF_A

REF_B REF_B
13 InB6 Bch Input 6
14 InA7 Ach Input 7
15 InB7 Bch Input 7
23 REF_B Bch Reference
26 REF_A Ach Reference

V+

16 REF Digital Reference -

V-

V+

100Ω
17 DATA Control data Input
-
18 CLOCK Clock signal Input

V-

V+

21 OutB3 Bch Output 3

22 OutA3 Ach Output 3
OutAx
24 OutB2 Bch Output 2 OutBx
-
25 OutA2 Ach Output 2 470kΩ 470kΩ

27 OutB1 Bch Output 1

28 OutA1 Ach Output 1 V-
REF_A REF_A
REF_B REF_B

-4-
 NJU72750

Terminal SYMBOL FUNCTION EQUIVALENT CIRCUIT VOLTAGE

V+

30 ADR0 Chip address 0 3.7kΩ

-
31 ADR1 Chip address 1

V-

-5-
NJU72750

■ TEST CIRCUIT
♦IDD/ISS

V- CLOCK DATA
7V
A
ISS
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
ADR1 ADR0 NC OutA1 OutB1 REF_A OutA2 OutB2 REF_B OutA3 OutB3 NC NC CLOCK DATA

2wire
Logic

7in3out Matrix-Switch

InA1 InB1 InA2 InB2 InA3 InB3 InA4 InB4 InA5 InB5 InA6 InB6 InA7 InB7 REF
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

A
IDD
7V
V+

♦RON

V- CLOCK DATA

7V
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
ADR1 ADR0 NC OutA1 OutB1 REF_A OutA2 OutB2 REF_B OutA3 OutB3 NC NC CLOCK DATA

2wire
Logic

7in3out Matrix-Switch

InA1 InB1 InA2 InB2 InA3 InB3 InA4 InB4 InA5 InB5 InA6 InB6 InA7 InB7 REF
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

7V A
V
V+

-6-
 NJU72750
♦THD

Filter
THD:400-30kHz
V- CLOCK DATA
V
RL=20kΩ VOUT
7V
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
ADR1 ADR0 NC OutA1 OutB1 REF_A OutA2 OutB2 REF_B OutA3 OutB3 NC NC CLOCK DATA

2wire
Logic

7in3out Matrix-Switch

InA1 InB1 InA2 InB2 InA3 InB3 InA4 InB4 InA5 InB5 InA6 InB6 InA7 InB7 REF
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

7V 10uF

V+
VIN

♦CT/CS
CT Ex) A11=ON, A21=OFF, Input=InA2 -> Measure=OutA1
B12=ON, B22=OFF, Input=InB2 -> Measure=OutB2

CS Ex) A11=ON, B11=ON, Input=InB1 -> Measure=OutA1

B11=ON, A31=ON, Input=InA3 -> Measure=OutB1
Filter
CT/CS Bandpass

V- V RL=20kΩ V
VOUT CLOCK DATA
RL=20kΩ VOUT
7V

32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
ADR1 ADR0 NC OutA1 OutB1 REF_A OutA2 OutB2 REF_B OutA3 OutB3 NC NC CLOCK DATA

2wire
Logic

7in3out Matrix-Switch

InA1 InB1 InA2 InB2 InA3 InB3 InA4 InB4 InA5 InB5 InA6 InB6 InA7 InB7 REF
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

7V 10uF

V+
VIN

-7-
NJU72750

■ APPLICATION CIRCUIT

V+ C22 100μF
+
+
1 32
C1 100μF V-
C2
InA1 2 31 ADR1
10μF Switch Switch Switch
A11 A12 A13
C3
InB1 3 30 ADR0
10μF Switch Switch Switch
B11 B12 B13
C4
InA2 4 29 NC
10μF Switch Switch Switch
A21 A22 A23
C5 C21
InB2 5 28 OutA1
10μF Switch Switch Switch L-Imp 10μF
B21 B22 B23 A1
C6 C20
InA3 6 27 OutB1
10μF Switch Switch Switch L-Imp 10μF
A31 A32 A33 B1
C7
InB3 7 26 REF_A
10μF Switch Switch Switch
B31 B32 B33
C8 C19
InA4 8 25 OutA2
10μF Switch Switch Switch L-Imp 10μF
A41 A42 A43 A2
C9 C18
InB4 9 24 OutB2
10μF Switch Switch Switch L-Imp 10μF
B41 B42 B43 B2
C10
InA5 10 23 REF_B
10μF Switch Switch Switch
A51 A52 A53
C11 C17
InB5 11 22 OutA3
10μF Switch Switch Switch L-Imp 10μF
B51 B52 B53 A3
C12 C16
InA6 12 21 OutB3
10μF Switch Switch Switch L-Imp 10μF
A61 A62 A63 B3
C13
InB6 13 20 NC
10μF Switch Switch Switch
B61 B62 B63
C14
InA7 14 19 NC
10μF Switch Switch Switch
A71 A72 A73
C15
InB7 15 18 CLOCK
10μF Switch Switch Switch
B71 B72 B73
2-wire
Logic
REF 16 17 DATA

-8-
 NJU72750
TIMING ON 2-wire BUS (DATA, CLOCK)

DATA

tSU:ST A tHD:ST A tHIGH tSU:DAT tSU:ST O tBUF

CLOCK

tLOW tHD:DAT

CHARACTERISTICS OF I/O STAGES FOR 2-wire BUS (DATA, CLOCK)

PARAMETER SYMBOL MIN. TYP. MAX. UNIT

tHD_STA Hold time (repeated) START condition. 4 - - μs
tLOW Low period of the CLOCK clock 2 - - μs
tHIGH High period of the CLOCK clock 2 - - μs
tSU_STA Set-up time for a repeated START condition 2 - - μs
tHD_DAT Data hold time 1 - - μs
tSU_DAT Data set-up time 1 - - μs
tSU_STO Set-up time for STOP condition 2 - - μs
tBUF Bus free time between a STOP and START condition 4 - - μs

RECOMMENDED POWER-UP SEQUENCE

V+
(1pin)

t
V-
(32pin)

1msec

DATA/CLOCK
(17pin/18pin)

-9-
NJU72750

 DEFINITION OF 2-wire REGISTER

2-wire BUS FORMAT

MSB LSB MSB LSB MSB LSB
S Chip Address 1 Select Address 1 Data 1 P
1bit 8bit 1bit 8bit 1bit 8bit 1bit 1bit

S: Starting Term
P: Ending Term

Chip Address

MSB LSB
1 0 0 1 1 ADR1 ADR0 0
1 0 0 1 1 0 0 0 98H (ADR1 = Low, ADR0 = Low)

1 0 0 1 1 0 1 0 9AH (ADR1 = Low, ADR0 = High)

1 0 0 1 1 1 0 0 9CH (ADR1 = High, ADR0 = Low)

1 0 0 1 1 1 1 0 9EH (ADR1 = High, ADR0 = High)

Select Address
The select address sets each function.
The auto increment function cycles the select address as follows.
00H01H02H03H04H05H00H

MSB LSB
Select Data
Address D7 D6 D5 D4 D3 D2 D1 D0
L-Imp
00H A71 A61 A51 A41 A31 A21 A11
A1
L-Imp
01H B71 B61 B51 B41 B31 B21 B11
B1
L-Imp
02H A72 A62 A52 A42 A32 A22 A12
A2
L-Imp
03H B72 B62 B52 B42 B32 B22 B12
B2
L-Imp
04H A73 A63 A53 A43 A33 A23 A13
A3
L-Imp
05H B73 B63 B53 B43 B33 B23 B13
A4

- 10 -
 NJU72750
 INITIAL CONDITION

MSB LSB
Select Data
Address D7 D6 D5 D4 D3 D2 D1 D0
00H 0 0 0 0 0 0 0 0
01H 0 0 0 0 0 0 0 0
02H 0 0 0 0 0 0 0 0
03H 0 0 0 0 0 0 0 0
04H 0 0 0 0 0 0 0 0
05H 0 0 0 0 0 0 0 0
Note.) This product starts up by MUTE setting in power “ON”. Use it after removing MUTE of each setting.
If any audio signal is inputted in input signal terminal before power “ON”, it may cause initial condition abnormality.
In conditions of use such as the above, it prevents that abnormality by setting MUTE before power “OFF"

- 11 -
NJU72750

 DEFINITION OF RESISTOR
Switch(A11 to A73, B11 to B73): Select “Switch ON” or “Switch OFF”. Each switch is controlled independently.
L-Imp(A1 to A3, B1 to B3): Select “Switch ON” or “Switch OFF”. Each switch is controlled independently.
It is the switch lowers the impedance of the output terminal.

MSB LSB
Select Data
Address D7 D6 D5 D4 D3 D2 D1 D0
L-Imp
00H A71 A61 A51 A41 A31 A21 A11
A1
L-Imp
01H B71 B61 B51 B41 B31 B21 B11
B1
L-Imp
02H A72 A62 A52 A42 A32 A22 A12
A2
L-Imp
03H B72 B62 B52 B42 B32 B22 B12
B2
L-Imp
04H A73 A63 A53 A43 A33 A23 A13
A3
L-Imp
05H B73 B63 B53 B43 B33 B23 B13
B3

Data naming rule

Ex.) A11 A 1 1

Ach or Bch
Input
Output

< Switch Setting >

Data
Setting
D7 ~ D0
(
0 OFF )
1 ON
( )
Initial Setting

- 12 -
 NJU72750
 TYPICAL CHARACTERISTICS
Supply Current 1 vs Supply Voltage Supply Current 2 vs Supply Voltage
No signal No signal

0.5 0.5

0.4 0.4

0.3 Ta=-40˚C 0.3 Ta=-40˚C

IDD [μA]

ISS [μA]
Ta=+25˚C Ta=+25˚C
Ta=+85˚C Ta=+85˚C
0.2 0.2

0.1 0.1

0 0
0 1 2 3 4 5 6 7 8
V+/V- [V] V+/V- [V]

Switch ON Resistance vs Supply Voltage Switch ON Resistance vs Temperature

IO=3mA IO=3mA

20 20

15 15
RON [Ω]

RON [Ω]

V+/V-= 4.5V
10 10
V+/V-= 7.0V

V+/V-= 7.5V
5 5

0 0

V+/V- [V] Temperature [˚C]

THD+N vs Input Voltage THD+N vs Input Voltage

f=1kHz, RL=20kΩ, BW: 400-30kHz V+/V-= 7V, f=1kHz, BW: 400-30kHz,

10 10

1 1
RL=47kΩ
V+/V-= 7.5V
RL=20kΩ
0.1 V+/V-= 7.0V 0.1
THD+N [%]

RL=10kΩ
THD+N [%]

V+/V-= 4.5V RL=4.7kΩ

RL=1kΩ
0.01 0.01

0.001 0.001

0.0001 0.0001

Input Voltage [Vrms] Input Voltage [Vrms]

- 13 -
NJU72750

 TYPICAL CHARACTERISTICS
THD+N vs Input Voltage THD+N vs Frequency
V+/V-= 7V, RL=20kΩ, BW: 10-30kHz V+/V-=±7V,RL=20kΩ, BW: 10-80kHz

10 10

1 1

0.1 0.1

THD+N [%]
THD+N [%]

f=100Hz, 1kHz

0.01 f=10kHz 0.01 Vin=2Vrms

Vin=1Vrms

0.001 0.001

0.0001 0.0001

Input Voltage [Vrms] Frequency [Hz]

Cross Talk vs Frequency Channel Separation vs Frequency

V+/V-=±7V, Vin=2Vrms, RL=20kΩ, V+/V-= 7V, Vin=2Vrms, RL=20kΩ,
BW: Bandpass, I/O: InA2,3,4,5,6,7-OutA1, BW: Bandpass, I/O: InB1,2,3,4,5,6,7-OutA1,
Rg: InA1, Select Channel=InA11 Rg: InA1, Select Channel=InA11,InB11-73
-40 -40
Rg=5.1kΩ Rg=5.1kΩ
-60 Rg=3.3kΩ -60 Rg=3.3kΩ
Channnel Separation [dB]

Rg=620Ω Rg=620Ω
-80 -80
Cross Talk [dB]

Rg=0Ω Rg=0Ω

-100 -100

-120 -120

-140 -140

-160 -160

Frequency [Hz] Frequency [Hz]

[CAUTION]
The specifications on this databook are only
given for information , without any guarantee
as regards either mistakes or omissions. The
application circuits in this databook are
described only to show representative usages
of the product and not intended for the
guarantee or permission of any right including
the industrial rights.

- 14 -
Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NJR:
NJU72750V-TE1