Skip to content
View mmicko's full-sized avatar

Organizations

@mamedev @YosysHQ

Block or report mmicko

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

An Raspberry Pi Pico2 RP2350A-based ROM/RAM emulator(including clock, reset, and UART-USB) for CDP1802 COSMAC CPU

C 4 Updated Mar 19, 2026

Circuit-level PDP-11/34 emulator

C 70 4 Updated Apr 8, 2026

TRS-838 Terminal

2 Updated Feb 12, 2026

Seiko Cal. UW01, UW02, W030 (UC-2000 etc) emulator in Python

Python 45 5 Updated Jan 23, 2026
CMake 6 Updated Sep 12, 2025

This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from Cologne Chip

Verilog 20 1 Updated Jul 28, 2025

USB DFU Bootloader for small FPGAs

Verilog 4 1 Updated Jul 21, 2025

ULX4M Lattice DDR3

HTML 5 Updated Aug 6, 2025

Verilog code for a simple synth module; developed on TinyFPGA BX

SystemVerilog 104 9 Updated Nov 13, 2019

Tetris on Tang-Nano FPGA

GLSL 46 3 Updated Jan 4, 2022

Assembler for MSP430, dsPIC, ARM, MIPS, 65xx, 68000, 8051/8052, Atmel AVR8, and others.

C++ 338 53 Updated May 30, 2026

W65C832 (32 bit 6502) in an FPGA.

Verilog 71 9 Updated Sep 2, 2025

[MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain

Rust 95 9 Updated Mar 12, 2026

System software for TIM011, a school computer from the end of 1980's made in former Yugoslavia

10 1 Updated Jul 12, 2024

[MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project

Rust 65 7 Updated Mar 12, 2026

TIM-011 B Replica Board

HTML 8 Updated Dec 15, 2024

SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows

Python 519 94 Updated Jun 9, 2026

Talos ES™ is a mini-computer, built with standard, discrete logic (74-series chips), featuring a custom RISC CPU. It's meant for education and entertainment.

C++ 34 2 Updated Mar 15, 2024

Iskra Delta Partner motherboard DIY plans and instructions

Python 3 Updated Jun 5, 2026

USB keyboard/mouse to PS/2 interface converter using a Raspberry Pi Pico

C 378 58 Updated Apr 13, 2026

USB keyboard to PS/2 / AT / XT interface converter using a Raspberry Pi Pico

C 168 30 Updated Jul 20, 2025

An 8-bit Z80 computer kit in a box

Assembly 57 5 Updated May 27, 2026

An attempt to reverse engineer a bitstream made for an AL3-10 FPGA

C 16 2 Updated Jan 6, 2023

Löwe FPGA Board

Verilog 12 1 Updated Oct 12, 2023

Sequence of Covers with Yosys

SystemVerilog 6 1 Updated Sep 4, 2025

Documenting Lattice's 28nm FPGA parts

Python 152 18 Updated Feb 26, 2026

MIPI CSI-2 Camera Sensor Receiver verilog HDL implementation For any generic FPGA. Tested with IMX219 on Lattice MachXO3LF. 2Gbps UVC Video Stream Over USB 3.0 with Cypress FX3. This is now Legacy …

C 473 141 Updated Jul 29, 2022

Build Customized FPGA Implementations for Vivado

Java 381 132 Updated Jun 11, 2026
Next