Taurus 3001 RISC-V 64-bit Privileged Minimal System Processor for T110/T28 ASIC
-
Updated
May 6, 2022 - C++
#
rv64i
Here are 13 public repositories matching this topic...
Design guidelines and performance analysis for 10 RISC-V 5- to 8-stage pipeline variants based on basic_RV32S and IMA_make_RV64, covering ISA extension scaling, pipeline-depth sweep, and 100 MHz(125) timing closure on Artix-7 FPGA.
computer-science cpu fpga pipeline processor riscv verilog computer-architecture risc-v microarchitecture coremark rv32i dhrystone rv32 rv32im rv64 rv64i rv64im 8-stage-pipeline rv-im100
-
Updated
May 25, 2026 - Verilog
A 5-stage pipelined RISC-V processor implemented in Verilog with hazard detection unit and data forwarding.
processor-architecture processor verilog pipeline-processor risc-v rv64i 5-stage-pipelined-processor
-
Updated
Mar 19, 2026 - Verilog
Sequential & Pipeline 64bit RISCV Processor using the RV64I ISA using Verilog
-
Updated
Feb 22, 2026 - Verilog
A Verilog-based implementation of a 64-bit single-cycle RISC-V (RV64I) processor featuring a modular datapath architecture, supporting arithmetic, logical, memory, and branch instructions, and validated through simulation and test programs.
-
Updated
Mar 19, 2026 - Verilog
A Verilog-based implementation of a 64-bit single-cycle RISC-V (RV64I) processor featuring a modular datapath architecture, supporting arithmetic, logical, memory, and branch instructions, and validated through simulation and test programs.
-
Updated
Mar 19, 2026 - Verilog
Improve this page
Add a description, image, and links to the rv64i topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the rv64i topic, visit your repo's landing page and select "manage topics."