Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
-
Updated
Apr 11, 2022 - SystemVerilog
Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
AD7124-4 - 24-Bit ADC, 4-Channel , Sigma-Delta - PCB and software implementation
Neuromorphic Activity Monitoring for Elderly Care Using Event-Based IMU Encoding and Spiking Neural Networks
Thermal noise based random number generator using an external ADC and STM32/HAL.
16 bit 833 sps A/D converter project for accurate temperature sensing
MATLAB design tool for sigma-delta / delta-sigma and incremental ADCs, with Cadence-validated design examples. Watch the 1440p demo: https://youtu.be/37oRc2ztFZc
Open-source C/C++ library for high-quality DSD ↔ DXD conversion, DSD transcoding and audio processing. Supports DSD64/128/256/512.
DSP simulator comparing first-order sigma-delta DAC modulation with PWM using reconstruction filters, spectral analysis, and SVG charts.
To associate your repository with the sigma-delta topic, visit your repo's landing page and select "manage topics."