Make and simulate a circuit in VHDL which takes a serial UART signal and converts it into a parallel signal. The resulting circuit should be controlled by a finite state machine.