Skip to content
View RRozak's full-sized avatar
  • Wroclaw, Poland
  • 09:57 (UTC +01:00)

Highlights

  • Pro

Organizations

@antmicro @chipsalliance @verilator

Block or report RRozak

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Bus performance analysis tool

Rust 13 Updated Feb 15, 2026
C++ 35 3 Updated Jan 23, 2026
HTML 15 1 Updated Dec 17, 2025

Verilator open-source SystemVerilog simulator and lint system

SystemVerilog 3,360 752 Updated Feb 17, 2026

Renode - Antmicro's open source simulation and virtual development framework for complex embedded systems

RobotFramework 2,259 405 Updated Feb 17, 2026