Skip to content
View RafaelGmltd's full-sized avatar

Block or report RafaelGmltd

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. basics-graphics-music basics-graphics-music Public

    Forked from yuri-panchul/basics-graphics-music

    FPGA exercise for beginners

    Verilog

  2. systemverilog-homework systemverilog-homework Public

    Forked from yuri-panchul/systemverilog-homework

    SystemVerilog language-oriented exercises

    SystemVerilog

  3. hack_SoC_2024_tb_alu_matrix hack_SoC_2024_tb_alu_matrix Public

    Forked from AndMarina/hack_SoC_2024_tb_alu_matrix

    SystemVerilog

  4. taxi taxi Public

    Forked from fpganinja/taxi

    AXI, AXI stream, Ethernet, and PCIe components in System Verilog

    SystemVerilog

  5. MIG-7-PHY-DDR3-Controller MIG-7-PHY-DDR3-Controller Public

    Forked from CMU-SAFARI/MIG-7-PHY-DDR3-Controller

    A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.

    Verilog

  6. ddr3-controller ddr3-controller Public

    Forked from someone755/ddr3-controller

    A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs

    Verilog