Skip to content
View WangXuan95's full-sized avatar

Block or report WangXuan95

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
6 stars written in VHDL
Clear filter

A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

VHDL 715 59 Updated Mar 28, 2026

A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs but it is not specific to Xilinx.

VHDL 321 73 Updated May 16, 2021

Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC

VHDL 120 16 Updated Oct 18, 2016

DASS HLS Compiler

VHDL 31 9 Updated Oct 4, 2023

An open-source laser communication suite for 100Mbps Ethernet

VHDL 10 Updated Jan 15, 2020

存储器与显示控制器

VHDL 4 1 Updated Apr 16, 2019